The Lattice Semiconductor Mailbox IP is designed for a multi-processor environment that requires sharing data between each processor. The mailbox IP provides a bi-directional communication interface between two processors. The IP can be connected to the processor through AHB-Lite or AXI-Lite interfaces.
Resource Utilization details are available in the IP Core User Guide.