OpenLDI/FPD-Link/LVDS Transmitter IP Core

Convert Video Streams from OpenLDI/FDP-Link/LVDS to Pixel Clock Domain

During the holiday period (Dec 24 – Jan 4), response times from our Global Support Team may be longer than usual.

The Lattice Semiconductor FPD-Link Transmitter IP translates parallel video streams to a Low Voltage Differential Signaling (LVDS) interface for a Flat Panel Display Link FPD-Link) connection to a display. The IP converts pixel data into the standard OpenLDI serial video interface domain.

Resource Utilization details are available in the IP Core User Guide.

Features

  • Compliant with Open LVDS Display Interface (OpenLDI) v0.95 specifications
  • Transmits in OpenLDI unbalanced operating mode format
  • Supports RGB888 and RGB666 video formats
  • Supports transmitting in Dual Channel Flat Panel Display Link Protocol (7:1 LVDS)
  • Supports 3-4 LVDS data lanes per channel

Block Diagram

Ordering Information

The FPD-Link Transmitter IP is provided at no additional cost with the Lattice Radiant™ software.

Documentation

Quick Reference
Information Resources
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
OpenLDI/FPD-Link/LVDS Transmitter IP Core - User Guide
FPGA-IPUG-02117 1.6 12/11/2025 PDF 2.1 MB
OpenLDI/FPD-LINK/LVDS Transmitter Interface IP Core - Lattice Diamond Software
FPGA-IPUG-02022 1.2 12/16/2020 PDF 2.1 MB
TITLE NUMBER VERSION DATE FORMAT SIZE
Select All
OpenLDI/FPD-Link/LVDS Transmitter IP Core - Release Notes
FPGA-RN-02012 1.2 12/11/2025 PDF 281.6 KB

*By clicking on the "Notify Me of Changes" button, you agree to receive notifications on changes to the document(s) you selected.

Design Resources for CrossLink

Development Kits & Boards

Our development boards & kits help streamline your design process

Intellectual Property & Reference Designs

Simplify your design efforts by using pre-tested, reusable functions

Application Notes

Learn how to get the most from our line-up of FPGAs / development boards

Software

Complete Design Flows, High Ease of Use