

# Power Estimation in ispXPGA<sup>™</sup> Devices

January 2004 Technical Note TN1043

### Introduction

The ispXPGA family of devices allows the creation of high-performance logic designs that are both non-volatile and infinitely reconfigurable. This family offers these capabilities within a mainstream architecture containing the features required for today's system-level designs.

Several elements must be considered when implementing a design in a programmable logic device. These issues include the device density, available I/Os, packaging, and power dissipated by the design. This technical note and the ispXPGA Power Estimation Worksheet (available on the Lattice web site at <a href="www.latticesemi.com">www.latticesemi.com</a>) estimate power dissipated by ispXPGA devices based on device utilization and operating frequency. This document provides the tools needed to perform a thermal analysis of a design using ispXPGA devices. Please note that this is an estimation tool. Results may not match precisely with what is measured on the board. A thermal analysis of a design should be conducted to insure that a design will operate correctly in a particular device.

Power consumption is a function of ambient air temperature, device current, supply voltage, device loading, and output frequencies. Designers should complete a thermal analysis of their design early in the design process. This will help identify any thermal issues that should be modified to lower power consumption and thus reduce heat generation. Several thermal management options are discussed later in this document.

The architectural details of the ispXPGA device family can be found in the ispXPGA data sheet. Other factors required to estimate power, such as device resource utilization information, can be obtained from the report file generated by Lattice's ispLEVER® design tool.

A typical power estimation tool is based on the current estimation ( $I_{CC}$ ) calculations for the device. The current estimation takes into consideration design parameters like resource usage, toggle rates, I/O power, HSI blocks usage, PLL usage, etc. The formulas used for calculations in the program are based on test design measurements.

# **Power Supply Current Calculations**

The ispXPGA Power Estimation Worksheet contains all the equations and formulae that are discussed below for power estimation.

The worksheet requires users to input the following values:

Device Select the appropriate device

 $V_{CC}$  Power supply  $V_{CC}$  for the device, in volts

 $V_{\text{CCJ}}$  JTAG power supply  $V_{\text{CCJ}}$  for the device, in volts  $V_{\text{CCO}}$  I/O power supplies  $V_{\text{CCO}}$  for the device, in volts  $V_{\text{CCP}}$  PLL power supply  $V_{\text{CCP}}$  for the device, in volts Temp Operating temperature of the device in °C

N The number of each component used in the design (this can be obtained from the report file)

 $\begin{array}{ll} f_{MAX} & \text{Maximum frequency at which the design is running, in MHz.} \\ f_{MAX} \ PLL & \text{Maximum Frequency at which the PLL is running, in MHz.} \\ f_{MAX} \ HSI & \text{Maximum Frequency at which the HSI is running, in MHz.} \end{array}$ 

AF Activity Factor is specified as a percentage of f<sub>MAX</sub>.

The ispXPGA devices have multiple power pins: V<sub>CCJ</sub>, V<sub>CCO</sub>, V<sub>CC</sub>, and V<sub>CCP</sub>

## **V<sub>CCJ</sub> Supply**

The JTAG power supply pin (VCCJ) current has two components: background current and I/O related current.

- Background current consumption for the VCCJ pin is minimal. The typical values are as follows:
  - $2.0 \text{ mA for a V}_{CCJ} = 3.3 \text{V}$
  - $1.5 \text{ mA for a V}_{CCJ} = 2.5 \text{V}$
  - $1.0 \text{ mA for a V}_{CCJ} = 1.8 \text{V}$
- I/O related current is dependent on loads connected to the JTAG pins. The JTAG pins are normally tri-stated
  except during programming and test and only consume background current during normal operation when
  the JTAG port is inactive.

## V<sub>CCO</sub> Supply

The power supply pins for I/O banks current is dependent on loads connected to the I/O pins. The typical unloaded VCCO current (per I/O bank) is 2mA.

## **V<sub>CC</sub> Supply**

The power supply pin for core logic (VCC) is divided into following for current consumption (I<sub>CC</sub>) calculations:

$$I_{CC} = I_{DC} + I_{CORE}$$

I<sub>DC</sub> current is the device current consumption at 0MHz. For the values used for I<sub>DC</sub>, refer to the ispXPGA data sheet.

I<sub>COBE</sub> I<sub>COBE</sub> can be further split into the following components:

ICORE = IPFU + IBLOCK RAM + IHSI + IROUTING + IPLL(D) + IO + ICLOCK TREE + IGLOBAL CTL NET

The various 'K' constants used in the equations that follow include:

 $K_{PFU}$  Current per PFU unit ( $\mu$ A/ MHz)

 $K_{BLOCK RAM}$  Block RAM frequency component ( $\mu$ A/ MHz)

 $K_{HSI}$  Current per HSI Block unit ( $\mu$ A/ MHz)  $K_{ROUTING (GENERAL)}$  Current per general routing line ( $\mu$ A/ MHz)  $K_{ROUTING (LONG LINES)}$  Current per long line routing ( $\mu$ A/ MHz)

 $K_{SRAM\ LINES}$  SRAM line component ( $\mu$ A/ MHz)

 $K_{IO}$  Current per I/O from  $V_{CC}$  line ( $\mu$ A/ MHz)  $K_{CLOCK\,TREE}$  Current constant for the clock tree ( $\mu$ A/ MHz)

 $K_{PLL(D)}$  Current constant for digital portion of PLL ( $\mu$ A/ MHz)  $K_{GLOBAL\ CTL\ NET}$  Current constant Global Control Lines ( $\mu$ A/ MHz)

For the values of these constants, please refer to the ispXPGA Power Estimation Worksheet.

#### **PFU Current**

PFU power is the current consumption by the PFU in a design. The I<sub>CC</sub> can be calculated as:

$$I_{PFU} = K_{PFU} * N_{PFU} * A_{FPFU} * f_{MAX}$$

#### where:

 $K_{PFU}$  is the  $I_{CC}$  constant for PFU, in  $\mu$ A/MHz

N<sub>PFU</sub> is the number of PFUs used in the design

AF is the Activity Factor or the percentage toggling

f<sub>MAX</sub> is the frequency, in MHz.

#### **BLOCK RAM Current**

Similarly, we can calculate Block RAM Power as follows:

IBLOCK RAM = KBLOCK RAM \* NBLOCK RAM \* AFBLOCK RAM \* fMAX

#### **HSI Block Current**

For the power consumption of the HSI Block, the following calculation is used:

$$I_{HSI} = K_{HSI} * N_{HSI} * f_{HSI}$$

#### **Routing Current**

Routing is divided among two portions for  $I_{CC}$  value estimation, general routing and long lines. The  $I_{CC}$  calculations are as below:

I<sub>ROUTING</sub> = I<sub>ROUTING</sub>(GENERAL) + I<sub>ROUTING</sub>(LONG LINES)

 $= [K_{ROUTING (GENERAL)} * N_{ROUTING (GENERAL)} * AF_{ROUTING (GENERAL)} * IMAX] + [K_{ROUTING (LONG LINES)} * N_{ROUTING (LONG LINES)} * IMAX] + [K_{ROUTING (LONG LINES)} * IMAX]$ 

#### I/O Current

The I/O current calculation can be made as shown below:

$$I_{IO} = K_{IO} * N_{IO} * AF_{IO} * f_{MAX}$$

The number of I/Os can be divided into inputs and outputs. In the of case of bi-directional I/Os, add them to the number of outputs and use these values in the ispXPGA Power Estimation Worksheet.

#### **Clock Tree Current**

Clock Tree current consumption can be calculated as follows:

I<sub>CLOCK TREE</sub> = K<sub>CLOCK TREE</sub> \* N<sub>CLOCK TREE</sub> \* f<sub>MAX</sub>

#### PLL Current (Digital)

 $I_{PLL(D)}$  is the PLL current consumption of digital  $V_{CC}$  power pin in mA as per the equation below:

$$I_{PLL(D)} = K_{PLL(D)} * N_{PLL} * f_{PLL}$$

#### **Global Control Lines Current**

 $I_{GLOBAL\ CTL\ NET}$  is the Global Control Nets Current consumption of the  $V_{CC}$  power pin in mA is as per the equation below:

IGLOBAL CTL NET = KGLOBAL CTL NET \* NGLOCBAL CTL NET \* fMAX

Once all the above values are obtained, total current can be calculated as follows:

ICORE = IPFU + IBLOCK RAM + IHSI + IROUTING + IPLL(D) + IIO + ICLOCK TREE

Power consumption for V<sub>CC</sub> will be:

$$P = I_{CC} * V_{CC}$$

#### V<sub>CCP</sub> Supply

The VCCP pin is the power supply for the analog part of the PLL. There are eight PLLs available in the ispXPGA 1200. The ispXPGA Power Estimation Worksheet allows users to plug in the values for estimating power dissipation through V<sub>CCP</sub>.

These values, once placed in the worksheet, will automatically calculate the total power consumption by the device.

# Power Supply Design for ispXPGA Devices

The above power estimation pertains to the power consumption of a device while running. When designing the power supply, factors such as peak power-up current must be considered.

The maximum peak power-up currents measured for the ispXPGA devices are as per the table below. These are the peak current during a power-up cycle of approximately  $200\mu$ s.

ispXPGA Device	Peak Power-up Current (mA)
ispXPGA 125	132
ispXPGA 200	200
ispXPGA 500	320
ispXPGA 1200	1500

# **Technical Support Assistance**

Hotline: 1-800-LATTICE (North America)

+1-408-826-6002 (Outside North America)

e-mail: techsupport@latticesemi.com

Internet: www.latticesemi.com