

# **Extending the VMON Input Range of Power/Platform Management Devices**

## **Application Note**



#### **Disclaimers**

Lattice makes no warranty, representation, or guarantee regarding the accuracy of information contained in this document or the suitability of its products for any particular purpose. All information herein is provided AS IS and with all faults, and all risk associated with such information is entirely with Buyer. Buyer shall not rely on any data and performance specifications or parameters provided herein. Products sold by Lattice have been subject to limited testing and it is the Buyer's responsibility to independently determine the suitability of any products and to test and verify the same. No Lattice products should be used in conjunction with mission- or safety-critical or any other application in which the failure of Lattice's product could create a situation where personal injury, death, severe property or environmental damage may occur. The information provided in this document is proprietary to Lattice Semiconductor, and Lattice reserves the right to make any changes to the information in this document or to any products at any time without notice.



#### **Contents**

1. Int	roduction	4
2. Co	mparator Review	6
3. Mc	onitoring Voltages that Exceed the Maximum VMON Input Value	8
3.1.	Example 1: Monitoring +12 V with the POWR1220AT8	9
3.2.	Example 2: Monitoring +36.0 V with the POWR1220AT8	9
4. Mc	onitoring Voltages At or Near Ground	10
4.1.	Example 3: Monitoring +0.5 V with the POWR1014/A	11
4.2.	Example 4: Monitoring +0.1 V with the POWR1220AT8	11
4.3.	Monitoring Near Ground Using an Op Amp	12
4.4.	Example 5: Monitoring Temperature Sensor with POWR1220AT8	12
5. Thi	reshold Voltages and Hysteresis	13
6. Mc	onitoring Voltages Below Ground	14
6.1.	Example 6: Monitoring -12 V with the POWR1014/A	15
6.2.	Monitoring Negative Voltages Using an Op Amp	15
6.3.	Example 7: Monitoring –15 V with the POWR1014/A	16
7. Sur	mmary	17
Append	ix A. Analysis of Variation	18
Referen	ces	19
Technic	al Support Assistance	20
Revision	n History	21
Figur		
	1. Typical Application	
_	2. Typical Power Manager VMON Analog Input	
_	2.1. Over-voltage Comparator Hysteresis in the Power/Platform Management Device	
	2.2. Under-voltage Comparator Hysteresis in the Power/Platform Management Device	
	3.1. Monitoring Positive Voltages with External Divider	
_	1.1. Near Ground Voltage Monitor Circuit	
	1.2. Op Amp Gains Near Ground Voltage for VMON Trip Point	
•	5.1. Negative Voltage Divider	
_	5.2. Op-Amp Used to Monitor Negative Voltages	
rigule o	1.2. Op-Amp used to infomitor negative voltages	10
Table	es	
		A
	1. Applicable Power Manager Devices Summary	
	2. Applicable Platform Manager™ Devices Summary	
	1. Effective Monitor Voltages Resulting from Resistor Variations	
iable A.	.I. Enecuve monitor voltages nesulting noni nesistor variations	10



#### 1. Introduction

Power/Platform Management devices provide a fully-integrated solution to supervisory and control problems encountered when implementing on-board power conversion and distribution systems. They provide several types of on-chip resources which can be used to meet the requirements of these applications. Power/Platform Management devices have analog comparators with independently adjustable references, providing the ability to detect when a voltage is greater than or less than a given threshold. They have timers to implement programmable delays and an embedded logic to support the implementation of state machines and sequencers, providing embeddable intelligence in a power supply design or board platform management system.

See Table 1.1 and Table 1.2 for the Power/Platform Management devices applicable to this application note.

**Table 1.1. Applicable Power Manager Devices Summary** 

Device	VMONs	Digital Inputs	HVOUTs	Open Drain Outputs	Trim DAC Outputs	Macrocells
ProcessorPM™-POWR605	6	2	None	5	None	16
ispPAC®-POWR607	6	2	2	5	None	16
ispPAC-POWR1014/A	10	4	2	12	None	24
ispPAC-POWR1220AT8	12	6	4	16	8	48

**Table 1.2. Applicable Platform Manager™ Devices Summary** 

Device	VMONs	Digital Inputs	HVOUTs	Open Drain Outputs	Trim DAC Outputs	Digital I/O	CPLD Macrocells	FPGA LUTs
LPTM10-1247	12	4	4	12	6	31	48	640
LPTM10-12107	12	4	4	12	8	91	48	640
LPTM21 <sup>3</sup>	10	_	4	10 <sup>1</sup>	4	95 <sup>2</sup>	_	1280
LPTM21L <sup>3</sup>	10	ı	4	10 <sup>1</sup>	4	95 <sup>2</sup>	_	1280
L-ASC10 <sup>3</sup>	10		4	9¹	4	_	_	

#### Notes:

- 1. Platform Manager 2 Open Drain Outputs can be configured as inputs.
- 2. Platform Manager 2 Digital I/O count does not include SDA M, SCL M, or JTAGENB pins.
- 3. The HIMONN\_HVMON input of L-ASC10, LPTM21, and LPTM21L does not support extended range configuration.

This application note describes how to use the VMON input pins of the Power/Platform Management devices to monitor power supplies, both positive and negative, that exceed the normal input range. Each device incorporates an extensive set of independently programmable voltage thresholds to directly monitor a wide range of over and undervoltage conditions. Each set of voltage thresholds (or trip points) are grouped around common power supplies of 1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V, and 5 V. In addition, there is a special trip point (typically 75 mV) for monitoring power supply discharge conditions. The need, however, occasionally arises to monitor or sequence power supplies whose operating voltages fall outside the input range of the Power/Platform Management devices. The sections that follow show you how to monitor both positive and negative voltages that exceed the maximum ratings, as well as near ground conditions. The design considerations that impact the performance of this solution are also discussed. The suggestions in this application note are not supported by HIMONN\_HVMON input of LPTM21, LPTM21L, and ASC-10 devices.






Figure 1.1. Typical Application

Each Power/Platform Management device has a number of analog inputs for monitoring power supply voltages and digital inputs for additional logic control. The analog inputs are connected to the non-inverting inputs of the comparators (see Figure 1.2). Each comparator has a programmable voltage reference connected to the inverting input, which sets the trip point. The outputs of the comparators are used as inputs to the on-chip programmable logic circuits. The outputs of the logic circuits control the digital or high voltage charge pump outputs. The charge pump outputs have a constant-current output that is also programmable and designed to directly drive the gates of N-channel power FETs.




Figure 1.2. Typical Power Manager VMON Analog Input

Each Power/Platform Management device can be programmed using Lattice's easy-to-use Windows-based design software, PAC-Designer®. LogiBuilder is a design environment within PAC-Designer that can be used to design, simulate, and program the programmable logic with a custom state machine based on the specific requirements of the application. This application note focuses on the comparators and VMON analog inputs that are common to each member of the Power/Platform Management device family.



## 2. Comparator Review

A comparator is an analog building block that functions similarly to an open-loop op-amp with a high-speed out-put. Another way to view a comparator is as a single bit analog-to-digital converter. Typically a comparator's out-put is designed for speed instead of linearity, so it can quickly swing from one logic state to the other. Comparator outputs are most often implemented with either totem-pole or open-drain (open-collector) circuits. The functionality of a comparator can be summarized in the following:

- Output is HIGH if V(+) > V(-)
- Output is LOW if V(+) < V(-)

Positive feedback can be incorporated into a comparator to provide hysteresis. The purpose of hysteresis is to prevent the output from stuttering or oscillating when the voltage at each of the two inputs is essentially the same.




Figure 2.1. Over-voltage Comparator Hysteresis in the Power/Platform Management Device




Figure 2.2. Under-voltage Comparator Hysteresis in the Power/Platform Management Device

The effect of hysteresis ( $V_H$ ) on the actual trip point ( $V_T$ ) is seen in Figure 2.2. Here, the output of the comparator goes HIGH when the input crosses the precision over-voltage trip point (upper dashed-line  $V_T$ ). Then the hysteresis kicks in, preventing the output from going low until the input falls below the lower dashed-line ( $V_T - V_H$ ). Each of the comparators within any Power/Platform Management device has a fixed hysteresis value.



Table 2.1. Hysteresis for POWR1220AT8

Trip-point F	Trip-point Range (V)		
Low-Limit	High-Limit	Hysteresis (mV)	
0.664	0.79	8	
0.79	0.941	10	
0.94	1.12	12	
0.119	1.333	14	
1.326	1.58	17	
1.583	1.885	20	
1.884	2.244	24	
2.236	2.665	28	
2.65	3.156	34	
3.156	3.758	40	
4.045	4.818	51	
4.815	5.734	61	
75 m	nV	0 (Disabled)	

The effective hysteresis that is seen at the input pin is scaled up based upon the range of the trip point voltage and is summarized in Table 2.1 for the POWR1220AT8. For other devices please refer to respective data sheet. Links are provided in Related Literature section at the end of this document.



## 3. Monitoring Voltages that Exceed the Maximum VMON Input Value

In this section we show how the Power/Platform Management device's VMON analog inputs can be used to monitor voltage levels that exceed the maximum ratings. This can be accomplished by using an external resistor divider and selecting a suitable comparator trip-point threshold. A few caveats to this approach include the following:

- The parallel input impedance of the VMON pin (nominally 65 kΩ)
- The variability of the input impedance (typically  $\pm 15\%$  or  $55 \text{ k}\Omega$  to  $75 \text{ k}\Omega$ )

Figure 3.1 shows an external resistor divider circuit that can be successfully used to accurately monitor positive voltages that exceed the normal input range. This divider consists of resistors R1 and R2. The voltage to be monitored (VM) comes into the divider at the top or R1. Note that RIN is in parallel across resistor R2 and will provide additional attenuation in the divider circuit. However, when the resistance of R2 is significantly less than RIN, the variations in RIN will have minimal effect on the divider accuracy. Because voltages that exceed the maximum recommended values are being considered, it is a good design practice to place a Zener diode (D1 with a Zener voltage of 5.1 V) between the input node and ground to protect the VMON input circuits from surges or spikes.

To minimize the effect and variability of the VMON input impedance on the divider, the dropping resistor R2 should be in the 1  $k\Omega$  range.




Figure 3.1. Monitoring Positive Voltages with External Divider

From analysis of the circuit we can see that the current ( $I_1$ ) through  $R_1$  is the algebraic sum of  $I_2$  and  $I_3$  as shown in Equation 1.

$$I_1 = I_2 + I_2 \tag{1}$$

This leads directly to a voltage over resistance substitution as shown in Equation 2.

8

$$\frac{V_M - V_T}{R_1} = \frac{V_T}{R_2} + \frac{V_T}{R_{IN}} \tag{2}$$

To simplify the selection process of possible resistor values and trip point combinations that can be used to develop the desired division, the following procedure is suggested.

Select resistor  $R_2$  to be 1 k $\Omega$  and select a trip point voltage  $V_T$  in the 1.0 V to 1.2 V range. With  $R_2$  and  $V_T$  set to these values, the effect from large variations of  $R_{IN}$  (±15%) is reduced to less than ±0.15%, as described in Appendix A. and

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-AN-02031-2 5



the monitor current  $I_1$  will be in the range of 1 mA (according to Ohm's law). Now,  $R_1$  remains as the only unknown. Equation 2 can easily be transformed into Equation 3, so that an exact value for  $R_1$  can be calculated.

$$R_1 = \frac{R_2 R_{IN}}{R_2 + R_{IN}} \tag{3}$$

Substituting values for  $R_{IN}$  (65 k $\Omega$ ) and  $R_2$  (1 k $\Omega$ ), Equation 3 is simplified to the more usable form shown in Equation 4.

$$R_1 = 984.8 \left( \frac{V_M}{V_T} - 1 \right) \tag{4}$$

#### 3.1. Example 1: Monitoring +12 V with the POWR1220AT8

In this example, a POWR1220AT8 is used to monitor a 12 V power supply. The 1.205 V trip point is used with a 1  $k\Omega$  resistor for  $R_2$ , which draws just over a milliamp of current to sense the supply voltage. An exact value for  $R_1$  is obtained using Equation 4, which in general does not result in a standard resistance value, but it does provide a target from which the closest 1% resistor (or combination of resistors) can be selected.

#### Given:

 $V_{M} = 12.0 V$ 

 $V_T = 1.205 V$ 

 $R_2 = 1000 \Omega$ 

 $R_{IN} = 65,000 \Omega$ 

#### Calculated:

 $R_1 = 8822 \Omega$ 

The closest 1% resistor is 8870 (selected form a standard list of 1% resistor values) and is still within 1% of the target value

#### 3.2. Example 2: Monitoring +36.0 V with the POWR1220AT8

In this example, a POWR1220AT8 is used to monitor a 36.0 V power-supply. The 1.006 V trip point is used with a 1 k $\Omega$  resistor for R<sub>2</sub>, which draws right at a milliamp of current to sense the supply voltage. An exact value for R<sub>1</sub> is again obtained using Equation 4.

#### Given:

 $V_{M} = 36.0 V$ 

 $V_T = 1.006 V$ 

 $R_2 = 1,000$ 

 $R_{IN} = 65,000$ 

#### Calculated:

 $R_1 = 34,256 \Omega$ 

In this example, the closest 1% resistor value is 34.0 k $\Omega$ , which is low by 256  $\Omega$  (about 1%). A 255  $\Omega$  resistor could be added in series with R<sub>1</sub> to obtain the target resistance value. As an alternative, Equation 4 could be re-written as shown in Equation 5 to solve for a trip-point (V<sub>T</sub>) using the closest standard resistance value for R<sub>1</sub>. In this example, Equation 5 suggests a V<sub>T</sub> of 1.0133 V. The trip-point table from the POWR1220AT8 Data Sheet lists a 1.012 V setting. Therefore the 34.0 k $\Omega$  standard 1% resistor can be used with that setting.

$$V_T = \frac{V_M}{\left(\frac{R_1}{948.8} + 1\right)} \tag{5}$$

#### Calculated:

 $V_T = 1.0133 V$ 



## 4. Monitoring Voltages At or Near Ground

Many systems have a power sequencing condition that requires that certain supplies be fully off before the initial sequence or a re-sequence. Often the threshold for this *off* condition is below 1.0 V, which is below the lowest trip point setting of near-ground 75 mV trip point. In some cases, the voltage to be monitored may still be below the available pre-set trip points, either because the voltage is between 75 mV and 0.672 V (for POWR1014/A). This situation is still within the capabilities of the Power/Platform Management devices by adding two external resistors as shown in Figure 4.1.




Figure 4.1. Near Ground Voltage Monitor Circuit

The circuit in Figure 4.1 is still a two-legged voltage divider, with the top of  $R_1$  is connected to the Platform/Power Management device's supply pin (VDD or other voltage reference) and the bottom of  $R_2$  is referenced to the supply that is to be monitored. Just as in the previous case, the VMON input impedance  $R_{IN}$  is in parallel with  $R_2$  and the currents sum as described in Equation 1. Substituting the corresponding voltages and resistors from the circuit results in Equation 6.

$$\frac{V_S - V_T}{R_1} = \frac{V_T - V_M}{R_2} + \frac{V_T}{R_{IN}} \tag{6}$$

Again,  $R_2$  should be in the 1 k $\Omega$  range to minimize the effect of  $R_{IN}$ , but the trip point value should be between the reference voltage (V<sub>S</sub>) and ground (1.5 V to 2.5 V). Thus, Equation 7 solves for the unknown  $R_1$  value and assumes the nominal value for  $R_{IN}$  (65 k $\Omega$ ).

$$R_1 = \frac{V_S - V_T}{\frac{V_T - V_M}{R_2} + \frac{V_T}{65,000}} \tag{7}$$

As was the case in Example 2, Equation 7 results in an exact value for R1 that will probably not be available from the standard 1% values. Thus, Equation 8 can be used to solve for a trip point voltage after the closest 1% resistor is selected for R1. Now we will take a look at a few more examples.

$$V_T = \frac{R_2 V_S + R_1 V_M}{R_1 + R_2 + \frac{R_1 R_2}{65,000}} \tag{8}$$

© 2011-2021 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



#### 4.1. Example 3: Monitoring +0.5 V with the POWR1014/A

In this example, the POWR1014/A needs to know when a supply falls below 0.5 V. The device has a supply voltage of 5 V, used for the reference,  $R_2$  is 1 k $\Omega$ , and the starting trip point is 1.502 V. Using Equation 7, a value for  $R_1$  is calculated.

#### Given:

 $V_{M} = 0.5 V$ 

 $V_T = 1.502 V$ 

 $V_S = 5 V$ 

 $R_2 = 1,000 \Omega$ 

 $R_{IN} = 65,000 \Omega$ 

#### Calculated:

 $R_1 = 3412 \Omega$ 

Consulting the standard 1% resistor tables, a 3.4 k $\Omega$  resistor is found. Equation 8 provides a target trip point to use with the 3.4 k $\Omega$  resistor and the trip point table from the data sheet or PAC-Designer software provides a trip point of 1.511 V that is only 3 mV high.

#### Calculated:

 $V_T = 1.508 V$ 

#### 4.2. Example 4: Monitoring +0.1 V with the POWR1220AT8

In this example, the POWR1220AT8 needs to hold off the power sequencing if a certain supply is higher than 0.1 V. While the steps outlined in the previous example could be used to design an external divider, we choose to simply set the trip point to the 75 mV setting. In this case, it is not critical that the sequence starts exactly when the supply dips below 0.1 V. While this approach is a slight overkill, it saves valuable engineering time and simplifies the design.



#### 4.3. Monitoring Near Ground Using an Op Amp

Another option for near ground sensing is to amplify the signal with an external op-amp. This option is useful for both determining when a supply is turned off, or for monitoring a sensor signal such as temperature. The circuit in Figure 4.2 has the added benefit that it is not dependent on a supply or reference voltage (as is the circuit in Figure 4.1). The gain of the op-amp circuit is configured with resistors  $R_1$  and  $R_2$  and should be designed to place the op-amp output voltage near one of the VMON trip points. Equation 9 can be used either to compute the trip point voltage, or rewritten to obtain the resistor ratio. Like most op-amp circuits, the resistor values for this amplifier should be in the  $100~\Omega$  to  $100~\kappa$  range to minimize noise. Also the closed-loop output impedance of most op-amps is low enough to drive the VMON input impedance  $R_{IN}$  without any loss in accuracy.




Figure 4.2. Op Amp Gains Near Ground Voltage for VMON Trip Point

$$V_T = \left(1 + \frac{R_2}{R_1}\right) V_M \tag{9}$$

#### 4.4. Example 5: Monitoring Temperature Sensor with POWR1220AT8

In this example, a POWR1220AT8 is used to control a cooling fan based on a temperature sensor. If the output from the temperature sensor exceeds 0.25 V, it is too hot and the fan needs to be turned on. The 0.25 V thresh-old falls between the 75 mV and 0.664 V trip points that are available using the POWR1220AT8. The solution is to use an op-amp to amplify the signal to a level within the trip point table. A gain of ten would result in a trip point of 2.5 V and a gain of two would result in a trip point at 0.5 V. So any gain between three and ten should suffice. It is decided to use a 3.40k? 1% resistor for R2 and a 1 k? 1% resistor for R1 because they are used elsewhere in the design. This results in a gain of 4.4 (portion of Equation 9 within the brackets) and a trip point of 1.10 V. The POWR1220AT8 supports this trip point with 1.102.



## 5. Threshold Voltages and Hysteresis

In Example 1, the POWR1220AT8's threshold voltage was set to just one value (1.205 V) out of 368 possible values. PAC-Designer makes it easy to select the value by clicking on the analog inputs to bring up the Analog Input Settings dialog box (see Figure 5.1). Clicking Trip Point Selection for the respective input brings up the list of all 368-voltage values. Notice in Figure 5.1, that for the 1.205 V trip point the comparator hysteresis is 14 mV. The actual hysteresis seen at our 12 V input will be scaled up or down by the voltage divider ratio VMON/ $V_T$ . For the nominal values used in this example, the ratio is 9.98:1 (12 V to 1.205 V) and the resulting hysteresis at VMON is 139 mV. Note in Figure 5.1, the user defined signal is named to reflect the 12 V supply, and the trip point inside the POWR1220AT8 is set to 1.205 V.




Figure 5.1. VMON1 Analog Input Settings from PAC-Designer



## 6. Monitoring Voltages Below Ground

Although the Power/Platform Management devices do not require a negative supply, they can be used to monitor negative supply voltages. Figure 6.1 depicts a circuit similar to the previous voltage divider circuits, but with the negative supply  $(V_M)$  connected to the bottom of  $R_2$ . The functionality of this circuit is enhanced by the fact that the reference voltage  $(V_S)$  can be monitored and verified by another analog VMON input of the same Power/Platform Management device.




Figure 6.1. Negative Voltage Divider

When the reference supply  $V_S$  is below the maximum VMON input value, the protection diode D1 could actually be a signal diode (1N4148), in-stead of a Zener, to prevent the input node from going negative. Two caveats of this solution are the inverted logic of the comparator output and the accuracy of the VS reference supply.

The inverted logic is a result of the following:

- When the negative supply is at ground, the Power Manager VMON input is above the trip point,
- When the negative supply is on and stable, the same VMON input is below the trip point.

However, this inversion is easily addressed in PAC-Designer using negation modifiers within LogiBuilder. Accuracy in the reference supply  $(V_s)$  is not required when simply verifying that the negative supply is functional. If greater accuracy is needed, a buffered precision reference can be used; otherwise any positive power supply can be used for the reference voltage  $(V_s)$ .

The suggested approach to solving for the resistor values is slightly different for the negative supply case than was shown for positive voltage monitoring. Start by selecting a reference supply  $(V_s)$  and a trip point  $(V_T)$ . Next, decide on the approximate monitor current (I2) that both the supply and resistors can handle (target values of 1 mA to 10 mA). For the purposes of selecting a resistor value for the top of the divider, the current  $I_2$  is close enough to use Ohm's law (Equation 10) to compute a value for  $R_1$ . The calculated value for  $R_1$  is used as a target to select a standard 1% resistance value. The actual value of  $R_1$  can be used with Equation 10 to derive the actual current  $I_1$ , as it will be used later.

$$R_1 = \frac{V_S - V_T}{I_1} \tag{10}$$

© 2011-2021 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



The calculation of the  $R_2$  value also follows from Ohm's law and is obtained from the voltage drop divided by the monitor current  $I_2$ . The voltage drop is the potential difference from the trip point ( $V_T$ ) to the negative supply ( $V_M$ ). The monitor current  $I_2$  from the negative supply is the algebraic difference of  $I_1 - I_3$ , as seen in Figure 6.1 and Equation 1. Equation 11 can be used to compute a value for  $R_2$  after the Power/Platform Management device's input leakage current ( $I_3$ ) is calculated using Equation 12.

$$R_2 = \frac{V_S + abs(V_M)}{I_1 - I_3} \tag{11}$$

$$I_3 = \frac{V_T}{R_{IN}} \tag{12}$$

#### 6.1. Example 6: Monitoring -12 V with the POWR1014/A

In this example, a POWR1014/A is used to monitor a negative 12 V supply. The POWR1014/A is powered by a 3.3 V supply that will be used as the reference voltage and the 1.204 V trip point will be used. A target monitor current of 1mA is selected and Equation 10 is used both to estimate a resistor value for R1 and to compute its actual current I1. Equation 12 is used to compute the VMON input current, then an exact value for R2 is calculated from Equation 11.

Given:

 $V_{M} = -12 V$ 

 $V_S = +3.3 V$ 

 $V_T = 1.204 V$ 

 $I_1 = 1 \text{ mA}$ 

 $R_{IN} = 100,000 \Omega$ 

#### Calculated:

 $R_1 = 2096 \Omega$ 

 $I_1 = 979 \text{ uA}$ 

 $I_3 = 18.5 \text{ uA}$ 

 $R_2 = 15,628 \Omega$ 

The closest standard 1% resistor value for  $R_1$  is 2.10 k $\Omega$  and for  $R_2$  is 15,820  $\Omega$ . The hysteresis scales by the  $V_M$  to  $V_T$  voltage ratio (12:1.2) and is 140 mV at the divider input.

#### 6.2. Monitoring Negative Voltages Using an Op Amp

Another way to monitor negative voltages is to use an op-amp to invert the signal for the Power/Platform Management device. Figure 6.2 shows an op-amp in that classical configuration with a negative voltage gain that is the ratio of the feedback resistor divided by the input resistance ( $R_2/R_1$ ). The output resistor  $R_3$  in conjunction with the protection diode D1 limits the range of voltage to the VMON input to a safe level. If the monitor voltage is ever above ground, the op-amp output will go negative; thus the protection circuit will clamp to a safe -0.7 V limit. Like-wise, the protection circuit will clamp the VMON input voltage to the Zener value if the output of the op-amp tries to go too positive. For example, this can happen when the positive analog supply +VA is +12 V and either the monitor signal is too negative or the wrong gain is used. The protection resistor  $R_3$  will divide the op-amp output with the VMON input impedance ( $R_{IN}$ ) and thus should be on the order of a few hundred ohms. Equation 13 is derived from the gain equation for the inverting amplifier and can be used as is to calculate a trip point ( $V_T$ ) for a given monitor voltage ( $V_M$ ) and gain. Or, it can be used to solve for the amplifier gain given trip and monitor voltages. If the negative voltage is less than 1 V, the gain can be greater than unity and if the negative voltage is large, the gain can be fractional.






Figure 6.2. Op-Amp Used to Monitor Negative Voltages

$$V_T = \frac{R_2}{R_1} V_M \tag{13}$$

### 6.3. Example 7: Monitoring -15 V with the POWR1014/A

In this example, a POWR1014/A is used to monitor a -15 V supply. A gain of -1/4.12 places the op-amp output under the VMON maximum input and a 5 V Zener diode can be used for D1. The trip point is calculated using Equation 13. Given:

 $V_{M} = -15$ 

 $R_1 = 4.12 \text{ k}\Omega$ 

 $R_2 = 1 k\Omega$ 

Calculated:

 $V_T = 3.640 V$ 

Using the software, there is a trip point found at 3.639 V, which performs the job as expected.

16



## 7. Summary

This application note has shown how the Power/Platform Management devices can be used to accurately monitor a wide range of power supplies and voltages. Specifically, power supplies that exceed the maximum input limits and voltages near ground can be monitored using either resistor dividers or op-amps. The basic concepts of comparators and hysteresis have also been reviewed. It has been emphasized that the effective trip point voltage obtained with a low impedance divider is immune to the variations of the VMON analog input resistance. It was also shown how easy it is to select and set the Power/Platform Management device VMON trip points to a de-sired value using the PAC-Designer interface. With the techniques outlined in this application note, one can be confident that any Power/Platform Management device can be used to monitor and sequence power supplies on boards and in systems with practically no limit placed on the voltage level or polarity.



## **Appendix A. Analysis of Variation**

In this appendix, the component variations, both external and internal, and how they affect the accuracy of the voltage to be monitored are closely examined. The VMON input resistance is fabricated in silicon (on the Power/Platform Management device) and is thus subject to typical process variations that result in the ±15% deviation from the nominal. The variation in the external resistors is also a result of the manufacturing process, but is limited to ±1% by testing and sorting. Table A.1 was generated using Equation 14 (derived from Equation 2) and the +12 V monitor example from the text.

$$V_M = V_T \left[ R_1 \left( \frac{R_2 + R_{IN}}{R_2 R_{IN}} \right) + 1 \right] \tag{14}$$

The bottom row of Table A.1 reveals the effect of variations in resistances and the columns are arranged to highlight which resistances are varied. The *Nominal* column (center) lists the nominal resistance values that result in the nominal monitor voltage ( $V_M$ ) of 12.05 V. The *Depressed* and *Elevated* columns (to the left and to the right of the nominal column) show how little the +15% and -15% change in  $R_{IN}$  modify the monitor voltage, only -20 mV and +30 mV respectively.

**Table A.1. Effective Monitor Voltages Resulting from Resistor Variations** 

Dougneston	Effective Trip Point at the Divider Input						
Parameter	Low	Depressed	Nominal	Elevated	High		
R <sub>1</sub> (Ω)	8,781	8,870	8,870	8,870	8,959		
R <sub>2</sub> (Ω)	1,010	1,000	1,000	1,000	990		
R <sub>IN</sub> (Ω)	75,000	75,000	65,000	55,000	55,000		
V <sub>T</sub> (V)	1.205	1.205	1.205	1.205	1.205		
V <sub>M</sub> (V)	11.82	12.03	12.05	12.08	12.03		

The Low column shows what happens to the monitor voltage in one extreme worst-case and the High column is for the reciprocal worst-case. For the Low column,  $R_1$  is 1% low,  $R_2$  is 1% high, and  $R_{IN}$  is 15% high. This results in –230 mV change from nominal. For the High column,  $R_1$  is 1% high,  $R_2$  is 1% low, and  $R_{IN}$  is 15% low. This results in a +250 mV change from the nominal.

In conclusion of this case, variations in the external 1% components have a greater influence upon the effective monitor voltage than the 15% variations of the VMON input resistance. Thus, by proper selection of external resistor values ( $R_2$  in the 1 k $\Omega$  range), the variability of  $R_{IN}$  is effectively moot.

To improve the accuracy of this circuit, use 0.1% resistors for the external divider networks. Note that the usual statistical analysis of tolerance stack up is performed using root-mean-square (RMS) values, as the random selection of components rarely results in a case of peak-to-peak error accumulation. A peak-to-peak analysis is used here to emphasize the possible range in values and to show that by proper selection of external resistors ( $R_1$  and  $R_2$ ), the effect of variations of  $R_{IN}$  can be minimized.



## **References**

- ProcessorPM-POWR605 Data Sheet (DS1034)
- ispPAC-POWR607 Data Sheet (DS1011)
- ispPAC-POWR1014/A Data Sheet (DS1014)
- ispPAC-POWR1220AT8 Data Sheet (FPGA-DS-02051)
- Platform Manager Data Sheet (FPGA-DS-02077)
- Platform Manager 2 Data Sheet (FPGA-DS-02036)
- L-ASC10 Data Sheet (FPGA-DS-02038)



## **Technical Support Assistance**

Submit a technical support case through www.latticesemi.com/techsupport.

20



## **Revision History**

#### Revision 2.5, July 2021

Section	Change Summary
_	Changed document number from AN6041 to FPGA-AN-02031.
	Updated document template
Disclaimers	Added this section.
Acronyms in This Document	Added this section.
Introduction	Added LPTM21L to Table 1.2. Applicable Platform Manager™ Devices Summary.
Monitoring Voltages that Exceed the Maximum VMON Input Value	Updated Equation 1 and Equation 4.
References	Updated document numbers of data sheets.
Appendix A. Analysis of Variation	Moved this section.

#### Revision 2.4, March 2016

Section	Change Summary
Introduction	Added information on HIMONN_HVMON input.
Technical Support Assistance	Updated information.

#### Revision 2.3, August 2014

Section	Change Summary	
All	Updated to include Platform Manager 2 devices.	
	Updated corporate logo.	

#### Revision 2.2, November 2011

Section	Change Summary
All	Updated to cover a broader range of Power/Platform Management devices.

#### Revision 2.1, March 2011

Section	Change Summary
Introduction	Added note.

#### Revision 1.0, April 2013

Se	ection	Change Summary
_		Previous Lattice releases.



www.latticesemi.com