



DDR Memory PHY Module

IP Version: v2.5.0

Release Notes

FPGA-RN-02072-1.2

December 2025

Disclaimers

Lattice makes no warranty, representation, or guarantee regarding the accuracy of information contained in this document or the suitability of its products for any particular purpose. All information herein is provided AS IS, with all faults, and all associated risk is the responsibility entirely of the Buyer. The information provided herein is for informational purposes only and may contain technical inaccuracies or omissions, and may be otherwise rendered inaccurate for many reasons, and Lattice assumes no obligation to update or otherwise correct or revise this information. Products sold by Lattice have been subject to limited testing and it is the Buyer's responsibility to independently determine the suitability of any products and to test and verify the same. LATTICE PRODUCTS AND SERVICES ARE NOT DESIGNED, MANUFACTURED, OR TESTED FOR USE IN LIFE OR SAFETY CRITICAL SYSTEMS, HAZARDOUS ENVIRONMENTS, OR ANY OTHER ENVIRONMENTS REQUIRING FAIL-SAFE PERFORMANCE, INCLUDING ANY APPLICATION IN WHICH THE FAILURE OF THE PRODUCT OR SERVICE COULD LEAD TO DEATH, PERSONAL INJURY, SEVERE PROPERTY DAMAGE OR ENVIRONMENTAL HARM (COLLECTIVELY, "HIGH-RISK USES"). FURTHER, BUYER MUST TAKE PRUDENT STEPS TO PROTECT AGAINST PRODUCT AND SERVICE FAILURES, INCLUDING PROVIDING APPROPRIATE REDUNDANCIES, FAIL-SAFE FEATURES, AND/OR SHUT-DOWN MECHANISMS. LATTICE EXPRESSLY DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY OF FITNESS OF THE PRODUCTS OR SERVICES FOR HIGH-RISK USES. The information provided in this document is proprietary to Lattice Semiconductor, and Lattice reserves the right to make any changes to the information in this document or to any products at any time without notice.

Inclusive Language

This document was created consistent with Lattice Semiconductor's inclusive language policy. In some cases, the language in underlying tools and other items may not yet have been updated. Please refer to Lattice's inclusive language [FAQ 6878](#) for a cross reference of terms. Note in some cases such as register names and state names it has been necessary to continue to utilize older terminology for compatibility.

Contents

Contents 3

1. Introduction 4

 DDR Memory PHY Module IP v2.5.0 4

 DDR Memory PHY Module IP v2.4.0 4

 DDR Memory PHY Module IP v2.3.0 4

 DDR Memory PHY Module IP Earlier Versions 4

References 6

Technical Support Assistance 7

1. Introduction

This document contains the Release Notes for the DDR Memory PHY Module IP. For specific details about the IP, refer to the following:

- [DDR Memory PHY Module \(FPGA-IPUG-02195\)](#)

DDR Memory PHY Module IP v2.5.0

Software	Software Version	Summary of Changes
Lattice Radiant	2025.2	<ul style="list-style-type: none"> • Added support for DQ Bit Swizzle within DQS group. • Updated constraints for the PLL instance. • Updated sequence for changing CK delay during auto-CBT to avoid glitch. • Enabled Bit-Level Trim Sweep for 1,600 Mbps and 1,866 Mbps.

DDR Memory PHY Module IP v2.4.0

Software	Software Version	Summary of Changes
Lattice Radiant	2025.1	<ul style="list-style-type: none"> • Added support for LAV-AT-G30 and LAV-AT-X30 devices. • Added DRAM and MC Vref settings in the IP GUI. • Added PHY IO settings in the IP GUI. • Updated the ODT default values and removed unused settings in the IP GUI for DDR4. • Added the CS delay attribute in the IP GUI. • Updated Read Latency and Write Latency options for each DDR4 clock frequency. • Removed Enable DBI option for DDR4. • Enhanced DDR4 training routine based on HW validation.

DDR Memory PHY Module IP v2.3.0

Software	Software Version	Summary of Changes
Lattice Radiant	2024.2.1	<ul style="list-style-type: none"> • Improved the LPDDR4 bit-level trim sweep. • Added 2D Vref training. • Improved PLL clock frequency change sequence to not lose lock. • Removed DDR3L and DDR5 options because they are not yet hardware validated.

DDR Memory PHY Module IP Earlier Versions

IP Version	Summary of Changes
2.2.0	<ul style="list-style-type: none"> • Added support for LN2-CT-20 device. • Improved the LPDDR4 bit-level trim sweep.
2.1.0	<ul style="list-style-type: none"> • Added support for LN2-CT-20 device. • Updated constraints. • Updated PLL.
2.0.0	<ul style="list-style-type: none"> • Added DDR5 support. • Enhanced DDR4 training based on HW validation.
1.3.0	<ul style="list-style-type: none"> • Added DDR3L and enhanced DDR4 to support more latencies. • Added support for 1,066 MHz and 1,200 MHz DDR clock.
1.2.0	<ul style="list-style-type: none"> • Added dual rank support.

IP Version	Summary of Changes
1.1.0	<ul style="list-style-type: none">Added DDR4 Support.Added support for 266 MHz, 666 MHz and 933 MHz DDR clock.Added PLL lock signal.
1.0.0	<ul style="list-style-type: none">Initial release.

References

- [DDR Memory PHY Module \(FPGA-IPUG-02195\)](#)
- [Lattice Avant Platform](#) web page
- [Avant-E](#) web page
- [Avant-G](#) web page
- [Avant-X](#) web page
- [Certus-N2](#) web page
- [IP Core](#) for Avant devices
- [Lattice Propel Builder](#) software
- [Lattice Radiant](#) FPGA design software
- [Lattice Insights](#) for Lattice Semiconductor training courses and learning plans

Technical Support Assistance

Submit a technical support case through www.latticesemi.com/techsupport.

For frequently asked questions, please refer to the Lattice Answer Database at www.latticesemi.com/Support/AnswerDatabase



www.latticesemi.com