

# **Pixel-to-Byte Converter IP**

IP Version: v1.9.2

## **Release Notes**

FPGA-RN-02020-1.2

December 2025



2

#### **Disclaimers**

Lattice makes no warranty, representation, or guarantee regarding the accuracy of information contained in this document or the suitability of its products for any particular purpose. All information herein is provided AS IS, with all faults, and all associated risk is the responsibility entirely of the Buyer. The information provided herein is for informational purposes only and may contain technical inaccuracies or omissions, and may be otherwise rendered inaccurate for many reasons, and Lattice assumes no obligation to update or otherwise correct or revise this information. Products sold by Lattice have been subject to limited testing and it is the Buyer's responsibility to independently determine the suitability of any products and to test and verify the same. LATTICE PRODUCTS AND SERVICES ARE NOT DESIGNED, MANUFACTURED, OR TESTED FOR USE IN LIFE OR SAFETY CRITICAL SYSTEMS, HAZARDOUS ENVIRONMENTS, OR ANY OTHER ENVIRONMENTS REQUIRING FAIL-SAFE PERFORMANCE, INCLUDING ANY APPLICATION IN WHICH THE FAILURE OF THE PRODUCT OR SERVICE COULD LEAD TO DEATH, PERSONAL INJURY, SEVERE PROPERTY DAMAGE OR ENVIRONMENTAL HARM (COLLECTIVELY, "HIGH-RISK USES"). FURTHER, BUYER MUST TAKE PRUDENT STEPS TO PROTECT AGAINST PRODUCT AND SERVICE FAILURES, INCLUDING PROVIDING APPROPRIATE REDUNDANCIES, FAIL-SAFE FEATURES, AND/OR SHUT-DOWN MECHANISMS. LATTICE EXPRESSLY DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY OF FITNESS OF THE PRODUCTS OR SERVICES FOR HIGH-RISK USES. The information provided in this document is proprietary to Lattice Semiconductor, and Lattice reserves the right to make any changes to the information in this document or to any products at any time without notice.

#### **Inclusive Language**

This document was created consistent with Lattice Semiconductor's inclusive language policy. In some cases, the language in underlying tools and other items may not yet have been updated. Please refer to Lattice's inclusive language FAQ 6878 for a cross reference of terms. Note in some cases such as register names and state names it has been necessary to continue to utilize older terminology for compatibility.



### **Contents**

ontents	3
Introduction	
Pixel-to-Byte Converter IP v1.9.2	
Pixel-to-Byte Converter IP v1.9.1	
Pixel-to-Byte Converter IP v1.9.0	
Pixel-to-Byte Converter IP Earlier Versions	
eferences	
echnical Sunnort Assistance	



#### 1. Introduction

This document contains the Release Notes for the Pixel-to-Byte Converter IP. For specific details about the IP, refer to the following:

• Pixel-to-Byte Converter IP User Guide (FPGA-IPUG-02094)

#### Pixel-to-Byte Converter IP v1.9.2

Software	Software Version	Summary of Changes
Lattice Radiant	2025.2	Updated plugin script for unsupported configuration.
		Applied minor fix for LSE synthesis error.
		Removed the IP licensing requirement.

#### Pixel-to-Byte Converter IP v1.9.1

Software	Software Version	Summary of Changes
Lattice Radiant	2025.1	Added support for LFD2NX-15, LFD2NX-25, LFD2NX-35, and LFD2NX-65 devices.
		Added support for LFMXO5-35, LFMXO5-35T, LFMXO5-65, and LFMXO5-65T devices.

#### Pixel-to-Byte Converter IP v1.9.0

Software	Software Version	Summary of Changes
Lattice Radiant	2024.2	Added Word Count configurability when Manual Adjust is enabled.
		Added support for LFD2NX-9 and LFD2NX-28 devices.

### **Pixel-to-Byte Converter IP Earlier Versions**

IP Version	Summary of Changes		
1.8.0	Added support for Certus-N2 devices.		
1.7.0	Added support for the Radiant software 2024.1.		
	Added support for APB.		
	Added support for AXI4-stream transmitter and receiver interfaces.		
	Added FIFO configurability to the GUI.		
	Added optional enabling/disabling line start/end short packets for CSI-2.		
1.6.0	Added support for the Radiant software 2023.2.		
	Added support for the Avant devices		
1.4.0	Added support for MachXO5-NX devices.		
	Added new configurations for 4 pixels per clock input.		
	Added LIFCL-33 and LFMXO5-25 devices to the list of supported devices.		
1.3.0	Added new configurations for 1 and 2 pixels per clock input.		
	Recoded core modules for different data types.		
1.2.0	Added non-burst sync pulses support for DSI data types.		
	Added RAW14 and RAW16 CSI-2 data types.		
	Added support for CertusPro-NX devices.		
1.1.0	Changed the output width and byte ordering to ordinal sequence.		
	Added support for Certus-NX devices.		
1.0.1	Production release.		

© 2025 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-RN-02020-1.2



5

IP Version	Summary of Changes
1.0.0	Initial release.



### References

- Pixel-to-Byte Converter IP User Guide (FPGA-IPUG-02094)
- Avant-E web page
- Avant-G web page
- Avant-X web page
- Certus-N2 web page
- Certus-NX web page
- CertusPro-NX web page
- CrossLink-NX web page
- MachXO5-NX web page
- Pixel-to-Byte Converter IP Core web page
- Lattice Propel Design Environment web page
- Lattice Radiant Software web page
- Lattice Solutions IP Cores web page
- Lattice Solutions Reference Designs web page
- Lattice Insights web page for Lattice Semiconductor training courses and learning plans



## **Technical Support Assistance**

Submit a technical support case through www.latticesemi.com/techsupport. For frequently asked questions, refer to the Lattice Answer Database at www.latticesemi.com/Support/AnswerDatabase.



www.latticesemi.com