I3C Controller IP

IP Version: v3.7.0

Release Notes

FPGA-RN-02017-1.2

December 2025

Disclaimers

Lattice makes no warranty, representation, or guarantee regarding the accuracy of information contained in this document or the suitability of its products for any particular purpose. All information herein is provided AS IS, with all faults, and all associated risk is the responsibility entirely of the Buyer. The information provided herein is for informational purposes only and may contain technical inaccuracies or omissions, and may be otherwise rendered inaccurate for many reasons, and Lattice assumes no obligation to update or otherwise correct or revise this information. Products sold by Lattice have been subject to limited testing and it is the Buyer's responsibility to independently determine the suitability of any products and to test and verify the same. LATTICE PRODUCTS AND SERVICES ARE NOT DESIGNED, MANUFACTURED, OR TESTED FOR USE IN LIFE OR SAFETY CRITICAL SYSTEMS, HAZARDOUS ENVIRONMENTS, OR ANY OTHER ENVIRONMENTS REQUIRING FAIL-SAFE PERFORMANCE, INCLUDING ANY APPLICATION IN WHICH THE FAILURE OF THE PRODUCT OR SERVICE COULD LEAD TO DEATH, PERSONAL INJURY, SEVERE PROPERTY DAMAGE OR ENVIRONMENTAL HARM (COLLECTIVELY, "HIGH-RISK USES"). FURTHER, BUYER MUST TAKE PRUDENT STEPS TO PROTECT AGAINST PRODUCT AND SERVICE FAILURES, INCLUDING PROVIDING APPROPRIATE REDUNDANCIES, FAIL-SAFE FEATURES, AND/OR SHUT-DOWN MECHANISMS. LATTICE EXPRESSLY DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY OF FITNESS OF THE PRODUCTS OR SERVICES FOR HIGH-RISK USES. The information provided in this document is proprietary to Lattice Semiconductor, and Lattice reserves the right to make any changes to the information in this document or to any products at any time without notice.

Inclusive Language

This document was created consistent with Lattice Semiconductor's inclusive language policy. In some cases, the language in underlying tools and other items may not yet have been updated. Please refer to Lattice's inclusive language FAQ 6878 for a cross reference of terms. Note in some cases such as register names and state names it has been necessary to continue to utilize older terminology for compatibility.

Contents

1. Introduction

This document contains the Release Notes for the I3C Controller IP. For specific details about the IP, refer to the following:

- I3C Controller IP User Guide (FPGA-IPUG-02228)

I3C Controller IP v3.7.0

Software	Software Version	Summary of Changes
Lattice Radiant Lattice Propel Builder	2025.2	• Added support for configurable FIFO implementation and depth. • Removed the IP licensing requirement.

Corrections to Previous Release Notes

- All IP versions listed below are supported by the Lattice Propel Builder software.

I3C Controller IP v3.6.0

Software	Software Version	Summary of Changes
Lattice Radiant	2025.1	• Added support for MachXO5-NX devices (LFMXO5-35, LFMXO5-35T, LFMXO5-65, and LFMXO5-65T). • Added support for Certus-NX devices (LFD2NX-15, LFD2NX-25, LFD2NX-35, and LFD2NX-65).

I3C Controller IP v3.5.0

Software	Software Version	Summary of Changes
Lattice Radiant	2024.2	• Added support for the Lattice Certus-N2 devices. • Added the LFD2NX-9 and LFD2NX-28 devices to supported devices.

I3C Controller IP Earlier Versions

IP Version	Summary of Changes

3.3.0	• Added an option to use an external source for the core clock.
	• Fixed APB/AHBL data and address widths from 8 bits to 32 bits.
	• Added the following tests to the driver:
	  • Broadcast and Direct CCCs
	  • IBI
	  • FIFO Write
	  • I3C Write-Read (repeated start)

3.2.0	• Updated the support for Lattice Avant devices. • Added support for Secondary Controller and HDR-DDR. • Added driver files.
3.1.0	• Added support for Certus-NX-RT and CertusPro-NX-RT devices. • Added support for Lattice Avant devices. • Added support for Mach-NX devices. • Added support for MachXO3D devices.
3.0.1	Increased supported system clock frequency to 50 MHz.
3.0.0	• Introduced a new design to support I3C Specification v1.1.1. • Updated the IP name from *Master* to *Controller*.

IP Version	Summary of Changes
2.3.0	• Fixed an issue with interrupt clearing. • Added support for the Lattice Propel software.
2.2.1	Set default *SCL OE* to *disabled* when device is not the main master.
2.2.0	Added support for MachXO5-NX devices.
2.1.0	Added support for CertusPro-NX devices.
2.0.0	Optimized the design and added support for more configurations. This version is not compatible with previous releases.
1.0.2	Updated compatibility for the Lattice Radiant 2.1 software.
1.0.1	Initial release.
1.0.0	Preliminary release.

References

- I3C Controller IP User Guide (FPGA-IPUG-02228)
- Avant-E web page
- Avant-G web page
- Avant-X web page
- Certus-N2 web page
- Certus-NX web page
- CertusPro-NX web page
- CrossLink-NX web page
- iCE40 UltraPlus web page
- Mach-NX web page
- MachXO3D web page
- MachXO5-NX web page
- I3C Controller IP Core web page
- Lattice Propel Design Environment web page
- Lattice Radiant Software web page
- Lattice Solutions IP Cores web page
- Lattice Solutions Reference Designs web page
- Lattice Insights web page for Lattice Semiconductor training courses and learning plans

Technical Support Assistance

Submit a technical support case through www.latticesemi.com/techsupport.

For frequently asked questions, refer to the Lattice Answer Database at www.latticesemi.com/Support/AnswerDatabase.

www.latticesemi.com