

Tri-Speed Ethernet IP

IP Version: v2.1.0

Release Notes

FPGA-RN-02036-1.2

October 2025



Disclaimers

Lattice makes no warranty, representation, or guarantee regarding the accuracy of information contained in this document or the suitability of its products for any particular purpose. All information herein is provided AS IS, with all faults, and all associated risk is the responsibility entirely of the Buyer. The information provided herein is for informational purposes only and may contain technical inaccuracies or omissions, and may be otherwise rendered inaccurate for many reasons, and Lattice assumes no obligation to update or otherwise correct or revise this information. Products sold by Lattice have been subject to limited testing and it is the Buyer's responsibility to independently determine the suitability of any products and to test and verify the same. LATTICE PRODUCTS AND SERVICES ARE NOT DESIGNED, MANUFACTURED, OR TESTED FOR USE IN LIFE OR SAFETY CRITICAL SYSTEMS, HAZARDOUS ENVIRONMENTS, OR ANY OTHER ENVIRONMENTS REQUIRING FAIL-SAFE PERFORMANCE, INCLUDING ANY APPLICATION IN WHICH THE FAILURE OF THE PRODUCT OR SERVICE COULD LEAD TO DEATH, PERSONAL INJURY, SEVERE PROPERTY DAMAGE OR ENVIRONMENTAL HARM (COLLECTIVELY, "HIGH-RISK USES"). FURTHER, BUYER MUST TAKE PRUDENT STEPS TO PROTECT AGAINST PRODUCT AND SERVICE FAILURES, INCLUDING PROVIDING APPROPRIATE REDUNDANCIES, FAIL-SAFE FEATURES, AND/OR SHUT-DOWN MECHANISMS. LATTICE EXPRESSLY DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY OF FITNESS OF THE PRODUCTS OR SERVICES FOR HIGH-RISK USES. The information provided in this document is proprietary to Lattice Semiconductor, and Lattice reserves the right to make any changes to the information in this document or to any products at any time without notice.

Inclusive Language

This document was created consistent with Lattice Semiconductor's inclusive language policy. In some cases, the language in underlying tools and other items may not yet have been updated. Please refer to Lattice's inclusive language FAQ 6878 for a cross reference of terms. Note in some cases such as register names and state names it has been necessary to continue to utilize older terminology for compatibility.

2 FPGA-RN-02036-1.2



Contents

Contents	3
1. Introduction	
Tri-Speed Ethernet IP v2.1.0	
Tri-Speed Ethernet IP v2.0.0	
Tri-Speed Ethernet IP Earlier Versions	
References	6
Fechnical Support Assistance	7



1. Introduction

This document contains the Release Notes for the Tri-Speed Ethernet IP. For specific details about the IP, refer to the following:

- Tri-Speed Ethernet IP User Guide (FPGA-IPUG-02084)
- Tri-Speed Ethernet Driver API Reference (FPGA-TN-02341)

Tri-Speed Ethernet IP v2.1.0

Software	Software Version	Summary of Changes
Lattice Radiant	2025.1.1	 Added SGMII (SERDES) and MAC + SGMII (SERDES) support for Avant™ devices. Sampled AXIS (tvalid_o and tready_o) signals with clock enable signal for easier integration of 10M/100M support. Fixed the reference clock selection in the SGMII (SERDES) example design for CertusPro™-NX devices. Enhanced LUT optimization. Enabled SDC flow and updated timing constraints for easier integration by replacing set_clock_groups with set_false_paths.

Tri-Speed Ethernet IP v2.0.0

Software Version	Summary of Changes
Software Version Lattice Radiant 2025.1	 Summary of Changes Renamed IP from <i>Tri-Speed Ethernet MAC</i> to <i>Tri-Speed Ethernet</i>. Renamed MAC + MPCS to MAC + SGMII (SERDES) option for CertusPro-NX devices. Renamed MAC + SGMII to MAC + SGMII (LVDS) option for all supported devices. Enabled MAC + SGMII (LVDS) for all Nexus-based devices. Enabled RGMII support for all Nexus-based devices. Enhanced RGMII support for all devices with reduced clock sources. Enabled SGMII (SERDES) only mode and example design support for CertusPro-NX devices. Added 10M/100M support for MAC + SGMII (SERDES) and SGMII (SERDES) only options. Added LFD2NX-15/25/35/65 + LFMXO5-35/35T/65/65T device support. Deprecated non-simplified clock source implementation. Added more reference clock source inputs for the MAC + SGMII (SERDES) and SGMII (SERDES) for CertusPro-NX devices. Driver updates: Added GMII control interface functionality. Added functions to enable/disable TX and RX MAC separately. Added functions to get/clear interrupt status.

Tri-Speed Ethernet IP Earlier Versions

opeca zanemetni zamen versiene		
IP Version	Summary of Changes	
	LUT optimization for Avant devices.	
	Added Nexus™ 2 device support.	
1.7.1	Reduced clock sources required for IP adoption.	
	Added support for standalone SGMII PHY-only option with a new example design.	
	Added enhancements for improved signal integrity on the SGMII PHY IP for Avant device support.	

© 2025 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-RN-02036-1.2



d the statistic counter by adding a counter for cumulative number of bytes transmitted or IAC+MPCS mode for CertusPro-NX devices. MII mode, under mac_only configuration. GMII hardware example design. w frequency support for system clock. catistic Counter lite mode.		
MII mode, under mac_only configuration. GMII hardware example design. w frequency support for system clock. ratistic Counter lite mode.		
GMII hardware example design. w frequency support for system clock. atistic Counter lite mode.		
w frequency support for system clock. atistic Counter lite mode.		
atistic Counter lite mode.		
d Classic mode, under mac_only configuration. It is not fully compliant to IEEE tion.		
AV-AT-E30 support.		
AXIS FIFO update for hardware validation bug fix.		
vant-AT-G/X device support.		
III/GMII mode, under mac_only configuration.		
DM/100M support for RGMII mode.		
AXIS FIFO.		
Updated driver files.		
Updated for Propel™ software support.		
Added Stat Counters.		
vant device support.		
IAC+PHY mode for Avant devices.		
XI4L host interface.		
CSR memory width from 8 bits to 32 bits.		
Added LFMXO5 device support.		
CPNX device support.		
GMII interface.		
D2NX device support.		
XI4-stream interface.		



References

- Tri-Speed Ethernet IP User Guide (FPGA-IPUG-02084)
- Tri-Speed Ethernet Driver API Reference (FPGA-TN-02341)
- Avant-E web page
- Avant-G web page
- Avant-X web page
- Certus-NX web page
- CertusPro-NX web page
- CrossLink-NX web page
- MachXO5-NX web page
- Lattice Solutions IP Cores web page
- Lattice Solutions Reference Designs web page
- Lattice Solutions Boards web page
- Lattice Solutions Demonstrations web page
- Lattice Propel Builder software web page
- Lattice Radiant Software web page
- Lattice Insights for Lattice Semiconductor training courses and learning plans

6 FPGA-RN-02036-1.2



Technical Support Assistance

Submit a technical support case through www.latticesemi.com/techsupport. For frequently asked questions, refer to the Lattice Answer Database at www.latticesemi.com/Support/AnswerDatabase

7 FPGA-RN-02036-1.2



www.latticesemi.com