



Lattice Nexus 2 Platform – Specifications

Advance Data Sheet

FPGA-DS-02121-0.72

July 2025

Disclaimers

Lattice makes no warranty, representation, or guarantee regarding the accuracy of information contained in this document or the suitability of its products for any particular purpose. All information herein is provided AS IS, with all faults, and all associated risk is the responsibility entirely of the Buyer. The information provided herein is for informational purposes only and may contain technical inaccuracies or omissions, and may be otherwise rendered inaccurate for many reasons, and Lattice assumes no obligation to update or otherwise correct or revise this information. Products sold by Lattice have been subject to limited testing and it is the Buyer's responsibility to independently determine the suitability of any products and to test and verify the same. LATTICE PRODUCTS AND SERVICES ARE NOT DESIGNED, MANUFACTURED, OR TESTED FOR USE IN LIFE OR SAFETY CRITICAL SYSTEMS, HAZARDOUS ENVIRONMENTS, OR ANY OTHER ENVIRONMENTS REQUIRING FAIL-SAFE PERFORMANCE, INCLUDING ANY APPLICATION IN WHICH THE FAILURE OF THE PRODUCT OR SERVICE COULD LEAD TO DEATH, PERSONAL INJURY, SEVERE PROPERTY DAMAGE OR ENVIRONMENTAL HARM (COLLECTIVELY, "HIGH-RISK USES"). FURTHER, BUYER MUST TAKE PRUDENT STEPS TO PROTECT AGAINST PRODUCT AND SERVICE FAILURES, INCLUDING PROVIDING APPROPRIATE REDUNDANCIES, FAIL-SAFE FEATURES, AND/OR SHUT-DOWN MECHANISMS. LATTICE EXPRESSLY DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY OF FITNESS OF THE PRODUCTS OR SERVICES FOR HIGH-RISK USES. The information provided in this document is proprietary to Lattice Semiconductor, and Lattice reserves the right to make any changes to the information in this document or to any products at any time without notice.

Contents

Contents	3
Acronyms in This Document	6
1. Introduction	7
1.1. Specification Status for Nexus 2 Devices	7
2. DC and Switching Characteristics	8
2.1. Absolute Maximum Ratings	8
2.2. Recommended Operating Conditions	9
2.3. Power Supply Ramp Rates	10
2.3.1. Power Supply Sequencing	10
2.4. On-Chip Programmable Termination	10
2.5. ESD Performance	11
2.6. DC Electrical Characteristics (WRIO/HPIO)	11
2.7. Supply Currents	13
2.8. sysI/O Recommended Operating Conditions	13
2.9. sysI/O Single-Ended DC Electrical Characteristics	14
2.10. sysI/O Differential DC Electrical Characteristics	15
2.10.1. LVDS	15
2.10.2. LVDSE (Output Only)	16
2.10.3. SubLVDS (Input Only)	16
2.10.4. SubLVDSE (Output Only)	17
2.10.5. SLVS	17
2.10.6. Soft MIPI D-PHY	18
2.10.7. Differential SSTL135D (Output Only)	22
2.10.8. Differential HSUL12D (Output Only)	22
2.10.9. Differential LVSTLD (Output Only)	22
2.10.10. Differential POD11D/POD12D (Output Only)	22
2.11. Maximum sysI/O Buffer Speed	22
2.12. Typical Building Block Function Performance	24
2.13. LMMI	25
2.14. Derating Timing Tables	25
2.15. External Switching Characteristics	26
2.16. sysCLOCK PLL Timing	37
2.17. Internal Oscillators Characteristics	38
2.18. Hardened PCIe Characteristics	38
2.18.1. PCIe (2.5 Gbps)	38
2.18.2. PCIe (5 Gbps)	40
2.18.3. PCIe (8 Gbps)	41
2.18.4. PCIe (16 Gbps)	44
2.18.5. PCIe Reference Clock Requirements	46
2.19. sysCONFIG Port Timing Specifications	47
2.20. JTAG Port Timing Specifications	52
2.21. Switching Test Conditions	53
References	55
Technical Support Assistance	56
Revision History	57

Figures

Figure 2.1. On-Chip Termination	10
Figure 2.2. LVDSE Output Termination Example	16
Figure 2.3. SubLVDS Input Interface	17
Figure 2.4. SubLVDSE Output Interface	17
Figure 2.5. SLVS Interface	18
Figure 2.6. MIPI Interface	19
Figure 2.7. Receiver RX.CLK.Centered Waveforms	34
Figure 2.8. Receiver RX.CLK.Aligned and DDR Memory Input Waveforms.....	34
Figure 2.9. Transmit TX.CLK.Centered and DDR Memory Output Waveforms.....	34
Figure 2.10. Transmit TX.CLK.Aligned Waveforms	35
Figure 2.11. DDRX71 Video Timing Waveforms	35
Figure 2.12. Receiver DDRX71_RX Waveforms	36
Figure 2.13. Transmitter DDRX71_TX Waveforms.....	36
Figure 2.14. Controller SPI POR/REFRESH Timing.....	48
Figure 2.15. Target SPI POR/REFRESH Timing.....	49
Figure 2.16. Controller SPI PROGRAMN Timing.....	49
Figure 2.17. Target SPI PROGRAMN Timing	50
Figure 2.18. Controller SPI Configuration Timing	50
Figure 2.19. Target SPI Configuration Timing	51
Figure 2.20. Controller SPI Wake-Up Timing	51
Figure 2.21. Target SPI Wake-Up Timing	52
Figure 2.22. JTAG Port Timing Waveforms	53
Figure 2.23. Output Test Load, LVTTTL and LVCMOS Standards	53

Tables

Table 1.1. Specification Status for Nexus 2 Devices	7
Table 2.1. Absolute Maximum Ratings for Nexus 2-CT Devices	8
Table 2.2. Recommended Operating Conditions for Nexus 2-CT Devices ^{1, 2, 3}	9
Table 2.3. Power Supply Ramp Rates	10
Table 2.4. On-Chip Termination Options for Input Modes	10
Table 2.5. DC Electrical Characteristics – Wide Range.....	11
Table 2.6. DC Electrical Characteristics – High Performance.....	12
Table 2.7. Capacitors – Wide Range and High Performance	12
Table 2.8. Single Ended Input Hysteresis – Wide Range.....	13
Table 2.9. Single Ended Input Hysteresis – High Performance	13
Table 2.10. sysI/O Recommended Operating Conditions.....	13
Table 2.11. sysI/O DC Electrical Characteristics – Wide Range I/O	14
Table 2.12. sysI/O DC Electrical Characteristics – High Performance I/O.....	14
Table 2.13. I/O Resistance Characteristics.....	15
Table 2.14. LVDS DC Electrical Characteristics ¹	15
Table 2.15. LVDS25E DC Conditions.....	16
Table 2.16. SubLVDS Input DC Electrical Characteristics	16
Table 2.17. SubLVDSE Output DC Electrical Characteristics	17
Table 2.18. SLVS Input DC Characteristics	18
Table 2.19. SLVS Output DC Characteristics	18
Table 2.20. Soft D-PHY Input Timing and Levels.....	20
Table 2.21. Soft D-PHY Output Timing and Levels	21
Table 2.22. Soft D-PHY Clock Signal Specification	21
Table 2.23. Soft D-PHY Data-Clock Timing Specifications.....	22

Table 2.24. Nexus 2 Maximum I/O Buffer Speed	22
Table 2.25. Pin-to-Pin Performance.....	24
Table 2.26. Register-to-Register Performance	24
Table 2.27. LMMI F _{MAX} Summary for Nexus 2-CT Devices	25
Table 2.28. LMMI F _{MAX} Summary for Nexus 2-CT Devices	25
Table 2.29. Nexus 2 External Switching Characteristics (V _{CC} = 0.82 V)	26
Table 2.30. sysCLOCK PLL Timing (V _{CC} = 0.82 V)	37
Table 2.31. Internal Oscillators (V _{CCa} = 0.8 V, V _{CCauxa} = 1.8 V).....	38
Table 2.32. PCIe (2.5 Gbps).....	38
Table 2.33. PCIe (5 Gbps).....	40
Table 2.34. PCIe (8 Gbps).....	41
Table 2.35. PCIe (16 Gbps).....	44
Table 2.36. PCIe REFCLK DC Specifications and AC Timing Requirements	46
Table 2.37. Nexus 2 sysCONFIG Port Timing Specifications	47
Table 2.38. JTAG Port Timing Specifications.....	52
Table 2.39. Test Fixture Required Components, Non-Terminated Interfaces.....	54

Acronyms in This Document

A list of acronyms used in this document.

Acronym	Definition
DC	Direct Current
HPIO	High Speed I/O
LVDS	Low-voltage Differential Signaling
LVDSE	Emulated LVDS
SLVS	Scalable Low Voltage Signaling
WRIO	Wide Range I/O

1. Introduction

This Lattice Nexus 2™ Data Sheet includes the electrical characteristics, configuration specifications, and timing information. This data sheet progresses with increasing levels of accuracy through stages advance, preliminary, and final. Until the data sheet status for a device reaches final, the specifications included in this document are subject to change without prior notice. Refer to Lattice Nexus 2 Platform – Overview Data Sheet (FPGA-DS-02122) for related information.

1.1. Specification Status for Nexus 2 Devices

Table 1.1. Specification Status for Nexus 2 Devices

Device		Package	Grade	Status
Certus-N2	LN2-CT-06	ASG187 ASG273 CBG256 CBG484	Commercial and Industrial	Advance
	LN2-CT-10	ASG187 ASG273 CBG256 CBG484	Commercial and Industrial	Advance
	LN2-CT-16	ASG410 CBG484 LFG676	Commercial and Industrial	Advance
	LN2-CT-20	ASG410 CBG484 LFG676	Commercial and Industrial	Advance

2. DC and Switching Characteristics

All specifications in this section are characterized within recommended operating conditions unless otherwise specified.

2.1. Absolute Maximum Ratings

Table 2.1. Absolute Maximum Ratings for Nexus 2-CT Devices

Symbol	Parameter	Min	Max	Unit
V_{CC}, V_{CCA_PLL}	Core Supply Voltage	–0.5	0.90	V
V_{CCAUX}, V_{CCAUXA}	Auxiliary Supply Voltage	–0.5	1.98	V
V_{CC_BAT}	Supply Voltage	–0.5	1.65	V
$V_{CCIO0}, 1, 2, 12, 13, 14$	I/O Driver Supply Voltage	–0.5	3.63	V
$V_{CCIO3}, 4, 5, 6, 7, 8, 9, 10, 11$	I/O Driver Supply Voltage	–0.5	1.98	V
$V_{CCA_MPQ0}, 1, 2, 3, 4, 5, 6$	SERDES Supply Voltage	–0.5	0.99	V
$V_{CCH_MPQ0}, 1, 2, 3, 4, 5, 6$	SERDES Supply Voltage	–0.5	1.98	V
—	Input or I/O Voltage Applied, Bank 0, Bank 1, Bank 2, Bank 12, Bank 13, Bank 14	–0.5	3.63	V
—	Input or I/O Voltage Applied, Bank 3, Bank 4, Bank 5, Bank 6, Bank 7, Bank 8, Bank 9, Bank 10, Bank 11	–0.5	1.98	V
—	Voltage Applied on SERDES Pins	–0.5	1.98	V
T_A	Storage Temperature (Ambient)	–65	+150	°C
T_J	Junction Temperature	—	+125	°C

2.2. Recommended Operating Conditions

Table 2.2. Recommended Operating Conditions for Nexus 2-CT Devices^{1, 2, 3}

Symbol	Parameter	Conditions	Min	Typ	Max	Unit
V_{CC}, V_{CCA_PLL}	Core Supply Voltage	—	0.795	0.82	0.845	V
V_{CCAUX}, V_{CCAUXA}	Auxiliary Supply Voltage	—	1.746	1.80	1.854	V
V_{CC_BAT}	Supply Voltage	—	1.0	1.50	1.55	V
V_{CCIO}	I/O Driver Supply Voltage	$V_{CCIO} = 3.3$ V, Bank 0, Bank 1, Bank 2, Bank 12, Bank 13, Bank 14	3.201	3.30	3.399	V
		$V_{CCIO} = 2.5$ V, Bank 0, Bank 1, Bank 2, Bank 12, Bank 13, Bank 14	2.425	2.50	2.575	V
		$V_{CCIO} = 1.8$ V, All Banks	1.746	1.80	1.854	V
		$V_{CCIO} = 1.5$ V, Bank 3, Bank 4, Bank 5, Bank 6, Bank 7, Bank 8, Bank 9, Bank 10, Bank 11	1.455	1.5	1.545	V
		$V_{CCIO} = 1.35$ V, Bank 3, Bank 4, Bank 5, Bank 6, Bank 7, Bank 8, Bank 9, Bank 10, Bank 11	1.310	1.35	1.391	V
		$V_{CCIO} = 1.2$ V, All Banks	1.164	1.20	1.236	V
		$V_{CCIO} = 1.1$ V, Bank 3, Bank 4, Bank 5, Bank 6, Bank 7, Bank 8, Bank 9, Bank 10, Bank 11	1.067	1.10	1.133	V
		$V_{CCIO} = 1.0$ V, Bank 3, Bank 4, Bank 5, Bank 6, Bank 7, Bank 8, Bank 9, Bank 10, Bank 11	0.97	1.0	1.03	V
		$V_{CCIO} = 0.9$ V, Bank 3, Bank 4, Bank 5, Bank 6, Bank 7, Bank 8, Bank 9, Bank 10, Bank 11	0.873	0.90	0.927	V
I_{IN}^4	ESD Diode Forward Current ⁵	—	—	—	10	mA
SERDES External Power Supplies						
$V_{CCA_MPQ0, 1, 2, 3, 4, 5, 6}$	SERDES Supply Voltage	Data rate ≤ 16 Gbps	0.776	0.80	0.927	V
$V_{CCH_MPQ0, 1, 2, 3, 4, 5, 6}$	SERDES Supply Voltage	Data rate ≤ 16 Gbps	1.455	1.50	1.854	V
Operating Temperature						
t_{JCOM}	Junction Temperature, Commercial Operation	—	0	—	85	°C
t_{JIIND}	Junction Temperature, Industrial Operation	—	–40	—	100	°C

Notes:

- For correct operation, all supplies must be held in their valid operation voltage range.
- All supplies with same voltage should be from the same voltage source. Proper isolation filters are needed to properly isolate noise from each other.
- Common supply rails must be tied together except SERDES.
- An average of eight (8) mA per I/O across an I/O bank should not be exceeded.
- Current through any pin when the ESD protection diode is forward biased. The ESD protection diode should not be used in the forward bias condition for extended periods. Lifetime use of ESD protection diode should not exceed 1%.

2.3. Power Supply Ramp Rates

Table 2.3. Power Supply Ramp Rates

Symbol	Parameter	Min	Typ	Max	Unit
t_{RAMP}	Power Supply ramp rates for all supplies, non V_{CCIO}^1	0.1	—	$V/0.2$	V/ms
t_{RAMPIO}	Power Supply ramp rates for all V_{CCIO} supplies ¹	0.1	—	20	V/ms

Notes:

1. Assumes monotonic ramp rates.
2. All supplies need to be in the operating range as defined in Stress above those listed under *the Absolute Maximum Ratings* may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
3. Compliance with the Lattice Thermal management document is required.
4. All voltage referenced to GND.
5. All V_{CCAUX} should be connected to PCB.
6. Recommended Operation Conditions when the device has completed configuration and entering into User Mode. Supplies that are not in the operating range need to be adjusted to faster ramp rate, or you have to delay configuration or wake up.


2.3.1. Power Supply Sequencing

Lattice Nexus 2 device does not require any specific power rail sequence, either for power-up or power-down, if supplies are ramped in accordance with specs above. This can significantly reduce power system cost and complexity.

2.4. On-Chip Programmable Termination

Nexus 2 devices support a variety of programmable on-chip terminations options including:

- Dynamically switchable Single-Ended Termination with programmable resistor values of 34 Ω , 40 Ω , 48 Ω , 60 Ω , 80 Ω , 120 Ω , or 240 Ω .
- Common mode termination of 100 Ω for differential inputs.



See Table 2.4 for termination options for input modes.

Table 2.4. On-Chip Termination Options for Input Modes

I/O Type	Differential Termination Resistor ^{1, 2}	Single-Ended Termination Resistor ^{1, 2}
LVDS	100, OFF	OFF
subLVDS	100, OFF	OFF
SLVS	100, OFF	OFF
MIPI_DPHY	100	OFF

I/O Type	Differential Termination Resistor ^{1, 2}	Single-Ended Termination Resistor ^{1, 2}
SSTL135D	100, OFF	OFF
HSUL12	OFF	(OFF, 40, 60) ³
HSUL12D	100, OFF	OFF, 40, 60
LVSTL11_I	OFF	(34, 40, 48, 60, 80, 120, 240) ⁴
LVSTL11D_I	OFF	34, 40, 48, 60, 80, 120, 240
LVSTL11_II	OFF	(34, 40, 48, 60, 80, 120, 240) ⁴
LVSTL11D_II	OFF	34, 40, 48, 60, 80, 120, 240
POD11_I	OFF	(34, 40, 48, 60, 80, 120, 240) ⁵
POD11D_I	OFF	34, 40, 48, 60, 80, 120, 240
POD12_II	OFF	(34, 40, 48, 60, 80, 120, 240) ⁵
POD12D_II	OFF	34, 40, 48, 60, 80, 120, 240
SSTL135	OFF	(OFF, 40, 60) ³

Notes:

1. TERMINATE (Single-Ended) and DIFFERENTIAL TERMINATION RESISTOR when turned on can only have one setting per bank. Only bottom banks have this feature.
2. Use of single ended termination and DIFFERENTIAL TERMINATION RESISTOR are mutually exclusive in an I/O bank.
3. Terminate to $V_{CCIO}/2$.
4. Terminate to GND.
5. Terminate to V_{CCIO} .

Refer to [Lattice Nexus 2 sys/O User Guide \(FPGA-TN-02365\)](#) for on-chip termination usage and value ranges.

2.5. ESD Performance

Refer to Lattice Nexus 2 Product Family Qualification Summary for complete Commercial and Industrial grade qualification data, including ESD performance.

2.6. DC Electrical Characteristics (WRIO/HPIO)

Table 2.5. DC Electrical Characteristics – Wide Range

Symbol	Input/Output Standard	Description	Condition	Min	Typ	Max	Unit
I_{IH}	—	nopull Input or I/O Leakage current	—	—	—	10	μA
I_{IL}	—	nopull Input or I/O Leakage current	—	—	—	10	μA
I_{PD}	—	I/O Weak Pull-down Resistor Current	$V_{IL}(\max) \leq V_{IN} \leq V_{CCIO}$	30	—	150	μA
I_{PU}	—	I/O Weak Pull-up Resistor Current	$0 \leq V_{IN} \leq 0.7 \times V_{CCIO}$	–150	—	–30	μA
I_{BHLS}	LVC MOS12, LVC MOS18, LVC MOS25, LVC MOS33	Bus Hold Low Sustaining Current	$V_{IN} = V_{IL}(\max)$	30	—	—	μA
I_{BHHS}	LVC MOS12, LVC MOS18, LVC MOS25, LVC MOS33	Bus Hold High Sustaining Current	$V_{IN} = 0.7 \times V_{CCIO}$	—	—	–30	μA
I_{BHLO}	LVC MOS12, LVC MOS18, LVC MOS25, LVC MOS33	Bus hold low Overdrive Current	$0 \leq V_{IN} \leq V_{CCIO}$	—	—	150	μA

Symbol	Input/Output Standard	Description	Condition	Min	Typ	Max	Unit
$I_{BH\bar{H}O}$	LVC MOS12, LVC MOS18, LVC MOS25, LVC MOS33	Bus hold high Overdrive Current	$0 \leq V_{IN} \leq V_{CCIO}$	-150	—	—	μA
V_{BHT}	LVC MOS12, LVC MOS18, LVC MOS25, LVC MOS33	Bus Hold Trip Points	—	$V_{IL} (max)$	—	$V_{IH} (min)$	V

Notes:

1. Input or I/O leakage current is measured with the pin configured as an input or as an I/O with the output tri-stated. Bus Maintenance circuits are disabled.
2. The input leakage current I_{IH} is the worst case input leakage per GPIO when the pad signal is high and also higher than the bank V_{CCIO} . This is considered a mixed mode input.

Table 2.6. DC Electrical Characteristics – High Performance

Symbol	Input/Output Standard	Description	Condition	Min	Typ	Max	Unit
I_{IH}	—	no pull Input or I/O Leakage current	—	—	—	10	μA
I_{IL}	—	no pull Input or I/O Leakage current	—	—	—	10	μA
I_{PU}	—	I/O Weak Pull-up Resistor Current	$0 \leq V_{IN} \leq 0.7 \times V_{CCIO}$	-165	—	-30	μA
I_{PD}	—	I/O Weak Pull-down Resistor Current	$V_{IL} (max) \leq V_{IN} \leq V_{CCIO}$	30	—	150	μA
I_{BHLS}	LVC MOS09, LVC MOS10, LVC MOS12, LVC MOS18	Bus Hold Low Sustaining Current	$V_{IN} = V_{IL} (max)$	30	—	—	μA
I_{BHHS}	LVC MOS09, LVC MOS10, LVC MOS12, LVC MOS18	Bus Hold High Sustaining Current	$V_{IN} = 0.7 \times V_{CCIO}$	—	—	-30	μA
I_{BHLO}	LVC MOS09, LVC MOS10, LVC MOS12, LVC MOS18	Bus hold low Overdrive Current	$0 \leq V_{IN} \leq V_{CCIO}$	—	—	150	μA
$I_{BH\bar{H}O}$	LVC MOS09, LVC MOS10, LVC MOS12, LVC MOS18	Bus hold high Overdrive Current	$0 \leq V_{IN} \leq V_{CCIO}$	-150	—	—	μA
V_{BHT}	LVC MOS09, LVC MOS10, LVC MOS12, LVC MOS18	Bus Hold Trip Points	—	$0.3 \times V_{CCIO}$	—	$0.7 \times V_{CCIO}$	V

Note: Input or I/O leakage current is measured with the pin configured as an input or as an I/O with the output tri-stated. Bus Maintenance circuits are disabled.

Table 2.7. Capacitors – Wide Range and High Performance

Symbol	Parameter	Condition	Min	Typ	Max	Unit
C_{WR}^1	WRIO I/O Capacitance	$V_{CC} = 0.82 V$, WRIO $V_{CCIO} = 3.3 V$, HPIO $V_{CCIO} = 1.8 V$	—	6	—	pF
C_{HP}^1	HPIO I/O Capacitance	$V_{CC} = 0.82 V$, WRIO $V_{CCIO} = 3.3 V$, HPIO $V_{CCIO} = 1.8 V$	—	6	—	pF
C_{WRD}^1	WRIO Dedicated I/O Capacitance	$V_{CC} = 0.82 V$, WRIO $V_{CCIO} = 3.3 V$, HPIO $V_{CCIO} = 1.8 V$	—	6	—	pF
C_{HPD}^1	HPIO Dedicated I/O Capacitance	$V_{CC} = 0.82 V$, WRIO $V_{CCIO} = 3.3 V$, HPIO $V_{CCIO} = 1.8 V$	—	6	—	pF

Note:

1. $T_A 25^\circ C$.

Table 2.8. Single Ended Input Hysteresis – Wide Range

I/O Type	VCCIO	TYP Hysteresis	Min	Typ	Max	Unit
LVC MOS12	1.2 V	—	—	25	—	mV
LVC MOS18	1.8 V	—	—	100	—	mV
LVC MOS25	2.5 V	—	—	200	—	mV
LVC MOS33	3.3 V	—	—	290	—	mV

Table 2.9. Single Ended Input Hysteresis – High Performance

I/O Type	VCCIO	TYP Hysteresis	Min	Typ	Max	Unit
LVC MOS18	1.8 V	—	—	100	—	mV

2.7. Supply Currents

For estimating and calculating current, use the Power Calculator in Lattice Design Software.

This operating and peak current is design dependent, and can be calculated in Lattice Design Software. Some blocks can be placed into low current standby modes. Refer to Lattice Nexus 2 Power User Guide (FPGA-TN-XXXXX).

2.8. sysI/O Recommended Operating Conditions

Table 2.10. sysI/O Recommended Operating Conditions

Standard	Support Banks	V _{CCIO} (Input)	V _{CCIO} (Output)
		Typ	Typ
Single-Ended			
LVC MOS33	0, 1, 2, 12, 13, 14	3.3	3.3
LVC MOS25	0, 1, 2, 12, 13, 14	2.5	2.5
LVC MOS18	All Banks	1.8	1.8
LVC MOS12	All Banks	1.2, 1.8	1.2
LVC MOS10	3, 4, 5, 6, 7, 8, 9, 10, 11	1.0, 1.2, 1.8	1.0
LVC MOS09	3, 4, 5, 6, 7, 8, 9, 10, 11	0.9, 1.0, 1.2, 1.8	0.9
SSTL135	3, 4, 5, 6, 7, 8, 9, 10, 11	1.35	1.35
HSUL12	3, 4, 5, 6, 7, 8, 9, 10, 11	1.2	1.2
LVSTL11_I	3, 4, 5, 6, 7, 8, 9, 10, 11	1.1	1.1
LVSTL11_II	3, 4, 5, 6, 7, 8, 9, 10, 11	1.1	1.1
POD12	3, 4, 5, 6, 7, 8, 9, 10, 11	1.2	1.2
POD11	3, 4, 5, 6, 7, 8, 9, 10, 11	1.1	1.1
Differential			
LVDS	3, 4, 5, 6, 7, 8, 9, 10, 11	1.8	1.8
subLVDS	3, 4, 5, 6, 7, 8, 9, 10, 11	1.2, 1.35, 1.8	—
subLVDSE	All Banks	—	1.8
LVDSE	0, 1, 2, 12, 13, 14	—	2.5
SLVS	3, 4, 5, 6, 7, 8, 9, 10, 11	1.2, 1.35, 1.8	1.2, 1.8
SSTL135D	3, 4, 5, 6, 7, 8, 9, 10, 11	1.35	1.35
HSUL12D	3, 4, 5, 6, 7, 8, 9, 10, 11	1.2	1.2
LVSTL11D_I	3, 4, 5, 6, 7, 8, 9, 10, 11	1.1	1.1
LVSTL11D_II	3, 4, 5, 6, 7, 8, 9, 10, 11	1.1	1.1
POD11D	3, 4, 5, 6, 7, 8, 9, 10, 11	1.1	1.1
POD12D	3, 4, 5, 6, 7, 8, 9, 10, 11	1.2	1.2

2.9. sysI/O Single-Ended DC Electrical Characteristics

Table 2.11. sysI/O DC Electrical Characteristics – Wide Range I/O

Input/Output Standard ¹	V _{IL}		V _{IH}		V _{OL} Max (V)	V _{OH} Min (V)	I _{OL} (mA)	I _{OH} (mA)
	Min (V)	Max (V)	Min (V)	Max (V)				
LVC MOS33	—	0.8	2.0	3.465	0.4	V _{CCIO} – 0.4	4, 8, 12, “50RS” ²	–4, –8, –12, “50RS” ²
LVC MOS25	—	0.7	1.7	3.465	0.4	V _{CCIO} – 0.4	4, 8, 12, “50RS” ²	–4, –8, –12, “50RS” ²
LVC MOS18	—	0.35 × V _{CCIO}	0.65 × V _{CCIO}	3.465	0.4	V _{CCIO} – 0.4	4, 8, 12, “50RS” ²	–4, –8, –12, “50RS” ²
LVC MOS12	—	0.35 × V _{CCIO}	0.65 × V _{CCIO}	3.465	0.4	V _{CCIO} – 0.4	6, 8	–6, –8

Notes:

- For the types of I/O standard supported in which bank, refer to Lattice Nexus 2 sysI/O User Guide (FPGA-TN-02365) for details.
- Select “50RS” in driver strength is selecting 50 Ω series impedance driver.

Table 2.12. sysI/O DC Electrical Characteristics – High Performance I/O

Input/Output Standard ¹	V _{IL}		V _{IH}		V _{OL} Max (V)	V _{OH}			I _{OL} (mA)	I _{OH} (mA)
	Min (V)	Max (V)	Min (V)	Max (V)		Min (V)	Typ (V)	Max (V)		
LVC MOS18	V _{SS} – 0.3	0.3 × V _{CCIO}	0.7 × V _{CCIO}	V _{CCIO} + 0.3	0.4	V _{CCIO} – 0.4	—	—	Typical drivers 4, 8, 12, “50RS” ²	–4, –8, –12, “50RS” ²
LVC MOS12	V _{SS} – 0.3	0.3 × V _{CCIO}	0.7 × V _{CCIO}	V _{CCIO} + 0.3	0.4	V _{CCIO} – 0.4	—	—	Typical drivers 4, 8, 12 ³	–4, –8, –12
LVC MOS10	V _{SS} – 0.2	0.35 × V _{CCIO}	0.65 × V _{CCIO}	V _{CCIO} + 0.2	0.25 × V _{CCIO}	0.75 × V _{CCIO}	—	—	Typical drivers 2, 4, 8 ³	–2, –4, –8
LVC MOS09	V _{SS} – 0.2	0.35 × V _{CCIO}	0.65 × V _{CCIO}	V _{CCIO} + 0.2	0.25 × V _{CCIO}	0.75 × V _{CCIO}	—	—	Typical drivers 2, 4, 8 ³	–2, –4, –8
SSTL135	V _{SS}	V _{REF} – 0.075	V _{REF} + 0.075	V _{CCIO}	—	—	—	—	—	—
HSUL12	V _{SS}	V _{REF} – 0.100	V _{REF} + 0.100	V _{CCIO}	—	—	—	—	—	—
LVSTL11_I	V _{SS}	V _{REF} – 0.075	V _{REF} + 0.075	V _{CCIO}	—	0.85 × Typ	V _{CCIO} /3	1.15 × Typ	—	—
LVSTL11_II	V _{SS}	V _{REF} – 0.075	V _{REF} + 0.075	V _{CCIO}	—	0.85 × Typ	V _{CCIO} /2.5	1.15 × Typ	—	—
POD11	V _{SS}	V _{REF} – 0.075	V _{REF} + 0.075	V _{CCIO}	—	—	—	—	—	—
POD12	V _{SS}	V _{REF} – 0.075	V _{REF} + 0.075	V _{CCIO}	—	—	—	—	—	—

Notes:

- For electro-migration, the average DC current drawn by the I/O pads within a bank of I/O shall not exceed 10 mA per I/O average.
- For the types of I/O standard supported in which bank, refer to Lattice Nexus 2 sysI/O User Guide (FPGA-TN-02365) for details.
- Select “50RS” in driver strength is selecting 50 Ω series impedance driver.

Table 2.13. I/O Resistance Characteristics

Parameter	Description	Test Conditions	Min	Typ	Max	Unit
50RS	Output Drive Resistance when 50RS Drive Strength Selected	$V_{CCIO} = 1.8\text{ V}, 2.5\text{ V}, \text{ or } 3.3\text{ V}$	42.5	50	57.5	Ω
R_{DIFF}	Input Differential Termination Resistance	Bottom Banks for I/O selected to be differential	85	100	115	Ω
SE Input Termination	Input Single Ended Termination Resistance	Bottom Banks for I/O selected to be Single Ended	28.9	34	39.1	Ω
			34	40	46	
			40.8	48	55.2	
			51	60	69	
			68	80	92	
			96	120	144	
			192	240	288	

2.10. sysI/O Differential DC Electrical Characteristics

2.10.1. LVDS

LVDS input buffer on Nexus 2 devices is powered by $V_{CCAUX} = 1.8\text{ V}$, and protected by the bank V_{CCIO} . Therefore, the LVDS input voltage cannot exceed the bank V_{CCIO} voltage. LVDS output buffer is powered by the Bank V_{CCIO} at 1.8 V.

LVDS can only be supported in bottom banks. LVDS output can be emulated with LVDSE in top banks. This is described in [LVDSE \(Output Only\)](#) section.

Table 2.14. LVDS DC Electrical Characteristics¹

Parameter	Description	Test Conditions	Min	Typ	Max	Unit
V_{INP}, V_{INM}	Input Voltage	—	0	—	1.6	V
$V_{ICM\ low}$	Input Common Mode Voltage	Half the sum of the two Inputs	—	30.00	— ²	mV
$V_{ICM\ med}$	Input Common Mode Voltage	Half the sum of the two Inputs	—	0.72	— ²	V
$V_{ICM\ high}$	Input Common Mode Voltage	Half the sum of the two Inputs	—	1.40	— ²	V
V_{THD}	Differential Input Threshold	Difference between the two Inputs	—	—	100	mV
$I_{IN\ Leakage}$	Input Current	Power On or Power Off	—	—	10	μA
V_{OH}	Output High Voltage for V_{OP} or V_{OM}	$R_T = 100\ \Omega$	—	1.425	1.6	V
V_{OL}	Output Low Voltage for V_{OP} or V_{OM}	$R_T = 100\ \Omega$	0.9	1.075	—	V
V_{OD}	Output Voltage Differential	$(V_{OP} - V_{OM}), R_T = 100\ \Omega$	0.25	0.35	0.45	mV
DV_{OD}	Change in V_{OD} Between High and Low	—	—	—	50	mV
V_{OCM}	Output Common Mode Voltage	$(V_{OP} + V_{OM})/2, R_T = 100\ \Omega$	1.125	1.25	1.375	V
DV_{OCM}	Change in $V_{OCM}, V_{OCM(MAX)} - V_{OCM(MIN)}$	—	—	—	50	mV
I_{SAB}	Output Short Circuit Current	$V_{OD} = 0\text{ V}$ Driver outputs shorted to each other	—	—	12	mA
DV_{OS}	Change in V_{OS} between H and L	—	—	—	50	mV

Notes:

1. LVDS input or output are supported in bottom banks. LVDS input uses V_{CCAUX} on the differential input comparator, and can be located in any V_{CCIO} voltage bank. LVDS output uses V_{CCIO} on the differential output driver, and can only be located in bank with $V_{CCIO} = 1.8\text{ V}$.
2. V_{ICM} is depending on V_{ID} , input differential voltage, so the voltage on pin cannot exceed $V_{INP/INM(min/max)}$ requirements. $V_{ICM(min)} = V_{INP/INM(min)} + \frac{1}{2} V_{ID}$, $V_{ICM(max)} = V_{INP/INM(max)} - \frac{1}{2} V_{ID}$. Values in the table is based on minimum V_{ID} of +/- 100 mV.

3. V_{INP} and V_{INM} (max) must be less than or equal to V_{CCIO} in all cases.

2.10.2. LVDSE (Output Only)

Top side of the Nexus 2 devices support LVDS outputs with emulated complementary LVCMOS outputs in conjunction with a parallel resistor across the driver outputs. The scheme shown in Figure 2.2 is one possible solution for point-to-point signals.

Table 2.15. LVDS25E DC Conditions

Parameter	Description	Typical	Unit
V_{CCIO}	Output Driver Supply ($\pm 5\%$)	2.5	V
Z_{OUT}	Driver Impedance	20.0	Ω
R_S	Driver Series Resistor ($\pm 1\%$)	158.0	Ω
R_P	Driver Parallel Resistor ($\pm 1\%$)	140.0	Ω
R_T	Receiver Termination ($\pm 1\%$)	100.0	Ω
V_{OH}	Output High Voltage	1.4	V
V_{OL}	Output Low Voltage	1.1	V
V_{OD}	Output Differential Voltage	0.4	V
V_{CM}	Output Common Mode Voltage	1.3	V
Z_{BACK}	Back Impedance	100.5	W
I_{DC}	DC Output Current	6.0	mA




Figure 2.2. LVDSE Output Termination Example

2.10.3. SubLVDS (Input Only)

SubLVDS is a reduced-voltage form of LVDS signaling, very similar to LVDS. It is a standard used in many camera types of applications. Being similar to LVDS, the Nexus 2 devices can support the subLVDS input signaling with the same LVDS input buffer. The output for subLVDS is implemented in subLVDSE with a pair of LVCMS18 output drivers. See SubLVDSE (Output Only) section.

Table 2.16. SubLVDS Input DC Electrical Characteristics

Parameter	Description	Test Conditions	Min	Typ	Max	Unit
V_{ID}	Input Differential Threshold Voltage	Over V_{ICM} range	—	—	70	mV
V_{ICM}	Input Common Mode Voltage	Half the sum of the two Inputs ¹	—	—	0.9	V

Note:

1. $V_{ICM} + 1/2 V_{ID}$ cannot exceed the bank V_{CCIO} in all cases.




Figure 2.3. SubLVDS Input Interface

2.10.4. SubLVDS (Output Only)

SubLVDS output uses a pair of LVCMOS18 drivers with True and Complement outputs. The VCCIO of the bank used for subLVDS needs to be powered by 1.8 V. SubLVDS can be used for both top and bottom banks.

Performance of the subLVDS/subLVDS driver is limited to the performance of LVCMOS18.

Table 2.17. SubLVDS Output DC Electrical Characteristics

Parameter	Description	Test Conditions	Min	Typ	Max	Unit
V_{OD}	Output Differential Voltage Swing	—	—	150.0	—	mV
V_{OCM}	Output Common Mode Voltage	Half the sum of the two Outputs	—	900.0	—	V




Figure 2.4. SubLVDS Output Interface

2.10.5. SLVS

Scalable Low-Voltage Signaling (SLVS) is based on a point-to-point signaling method defined in the JEDEC JESD8-13 (SLVS-400) standard. This standard evolved from the traditional LVDS standard with smaller voltage swings and a lower common-mode voltage. The 200 mV (400 mV p-p) SLVS swing contributes to a reduction in power.

Nexus 2 devices receive SLVS differential input with the LVDS input buffer. This LVDS input buffer is design to cover wide input common mode range that can meet the SLVS input standard specified by the JEDEC standard.

Table 2.18. SLVS Input DC Characteristics

Parameter	Description	Test Conditions	Min	Typ	Max	Unit
V_{ID}	Input Differential Threshold Voltage	Over V_{ICM} range	—	—	70.0	mV
$V_{ICM\ low}$	Input Common Mode Voltage	Half the sum of the two Inputs	—	—	70.0	mV
$V_{ICM\ mid}$	Input Common Mode Voltage	Half the sum of the two Inputs	—	—	200.0	mV
$V_{ICM\ high}$	Input Common Mode Voltage	Half the sum of the two Inputs	—	—	330.0	mV

The SLVS output on Nexus 2 devices is supported with the LVDS drivers found in bottom banks. The LVDS driver on Nexus 2 devices is a current controlled driver. It can be configured as LVDS driver, or configured with the 100 Ω differential termination with center-tap set to V_{OCM} at 200 mV. This means the differential output driver can be placed into bank with $V_{CCIO} = 1.2$ V or 1.8 V, even if it is powered by V_{CCIO} .

Table 2.19. SLVS Output DC Characteristics

Parameter	Description	Test Conditions	Min	Typ	Max	Unit
V_{CCIO}	Bank V_{CCIO}	—	–5%	1.2	+ 5%	V
V_{OD}	Output Differential Voltage Swing	—	140.0	200.0	270.0	mV
V_{OCM}	Output Common Mode Voltage	Half the sum of the two Outputs	140.0	200.0	270.0	mV
Z_{OS}	Single-Ended Output Impedance	—	35.0	—	75.0	Ω




Figure 2.5. SLVS Interface

2.10.6. Soft MIPI D-PHY

When Soft D-PHY is implemented inside the FPGA logic, the I/O interface needs to use sysI/O buffers to connect to external D-PHY pins.

Nexus 2 sysI/O provides support for SLVS, as described in [SLVS](#) section, plus the LVCMOS12 input/output buffers together to support the High Speed (HS) and Low Power (LP) mode as defined in MIPI Alliance Specification for D-PHY. To support MIPI D-PHY with SLVS (LVDS) and LVCMOS12, the bank V_{CCIO} cannot be set to 1.8 V. It has to connect to 1.2 V or 1.1 V.

All other DC parameters are the same as listed in [SLVS](#) section. DC parameters for the LP driver and receiver are the same as listed in LVCMOS12.




Figure 2.6. MIPI Interface

Table 2.20. Soft D-PHY Input Timing and Levels

Symbol	Description	Conditions	Min	Typ	Max	Unit
High Speed (Differential) Input DC Specifications						
$V_{CMRX(DC)}$	Common-mode Voltage in High Speed Mode	—	70	—	330	mV
V_{IDTH}	Differential Input HIGH Threshold	$\leq 1.5\text{Gbps}$	—	—	70	mV
		$> 1.5\text{Gbps}$	—	—	100	mV
V_{IDTL}	Differential Input LOW Threshold	$\leq 1.5\text{Gbps}$	–70	—	—	mV
		$> 1.5\text{Gbps}$	–100	—	—	mV
V_{IHHS}	Input HIGH Voltage (for HS mode)	—	—	—	460	mV
V_{ILHS}	Input LOW Voltage	—	–40	—	—	mV
$V_{TERM-EN}$	Single-ended voltage for HS Termination Enable ⁴	—	—	—	450	mV
Z_{ID}	Differential Input Impedance	—	80	100	130	Ω
High Speed (Differential) Input AC Specifications						
$\Delta V_{CMRX(HF)}^1$	Common-mode Interference ($> 450\text{ MHz}$)	$> 1.5\text{Gbps}$	—	—	50	mV
$\Delta V_{CMRX(LF)}^{2,3}$	Common-mode Interference ($50\text{ MHz} - 450\text{ MHz}$)	$> 1.5\text{Gbps}$	–25	—	25	mV
C_{CM}	Common-mode Termination	—	—	—	60	pF
Low Power (Single-Ended) Input DC Specifications						
V_{IH}	Low Power Mode Input HIGH Voltage	$\leq 1.5\text{Gbps}$	880	—	—	mV
		$> 1.5\text{Gbps}$	740	—	—	
V_{IL}	Low Power Mode Input LOW Voltage	—	—	—	520	mV
V_{IL-ULP}	Ultra Low Power Input LOW Voltage	—	—	—	300	mV
V_{HYST}	Low Power Mode Input Hysteresis	—	25	—	—	mV
e_{SPIKE}	Input Pulse Rejection	—	—	—	300	V·ps
T_{MIN-RX}	Minimum Pulse Width Response	—	20	—	—	ns
V_{INT}	Peak Interference Amplitude	—	—	—	200	mV
f_{INT}	Interference Frequency	—	450	—	—	MHz

Notes:

1. This is peak amplitude of sine wave modulated to the receiver inputs.
2. Input common-mode voltage difference compared to average common-mode voltage on the receiver inputs.
3. Exclude any static ground shift of 50 mV.
4. High Speed Differential R_{TERM} is enabled when both D_P and D_N are below this voltage.

Table 2.21. Soft D-PHY Output Timing and Levels

Symbol	Description	Conditions	Min	Typ	Max	Unit
High Speed (Differential) Output DC Specifications						
V_{CMTX}	Common-mode Voltage in High Speed Mode	—	150	200	250	mV
$ \Delta V_{CMTX(1,0)} $	V_{CMTX} Mismatch Between Differential HIGH and LOW	—	—	—	5	mV
$ V_{OD} $	Output Differential Voltage	$ D-PHY-P - D-PHY-N $	140	200	270	mV
$ \Delta V_{OD} $	V_{OD} Mismatch Between Differential HIGH and LOW	—	—	—	20	mV
V_{OHS}	Single-Ended Output HIGH Voltage	—	—	—	360	mV
Z_{OS}	Single Ended Output Impedance	—	—	50	—	Ω
ΔZ_{OS}	Z_{OS} mismatch	—	—	—	20	%
High Speed (Differential) Output AC Specifications						
$\Delta V_{CMTX(LF)}$	Common-Mode Variation, 50 MHz–450 MHz	—	—	—	25	mV _{RMS}
$\Delta V_{CMTX(HF)}$	Common-Mode Variation, above 450 MHz	—	—	—	15	mV _{RMS}
Low Power (Single-Ended) Output DC Specifications						
V_{OH}	Low Power Mode Output HIGH Voltage	—	0.95	—	1.3	V
V_{OL}	Low Power Mode Input LOW Voltage	—	–50	—	50	mV
Low Power (Single-Ended) Output AC Specifications						
t_{RLP}	15%–85% Rise Time	—	—	—	25	ns
t_{FLP}	85%–15% Fall Time	—	—	—	25	ns
t_{REOT}	HS – LP Mode Rise and Fall Time, 30%–85%	—	—	—	35	ns
$T_{LP-PULSE-TX}$	Pulse Width of the LP Exclusive-OR Clock	First LP XOR Clock Pulse after STOP State or Last Pulse before STOP State	40	—	—	ns
		All Other Pulses	20	—	—	ns
$T_{LP-PER-TX}$	Period of the LP Exclusive-OR Clock	—	90	—	—	ns
C_{LOAD}	Load Capacitance	—	0	—	70	pF

Table 2.22. Soft D-PHY Clock Signal Specification

Symbol	Description	Conditions	Min	Typ	Max	Unit
Clock Signal Specification						
UI Instantaneous	UI_{INST}	—	—	—	12.5	ns
UI Variation	ΔUI	$UI \geq 0.833$ ns	10%	—	10%	UI

Table 2.23. Soft D-PHY Data-Clock Timing Specifications

Symbol	Description	Conditions	Min	Typ	Max	Unit
Data-Clock Timing Specifications						
$T_{\text{SKEW}[\text{TX}]}$	Data to Clock Skew	$0.08 \text{ Gbps} \leq T_{\text{SKEW}[\text{TX}]} \leq 1.00 \text{ Gbps}$	–0.15	—	0.15	UI _{INST}
		$1.00 \text{ Gbps} < T_{\text{SKEW}[\text{TX}]} \leq 1.50 \text{ Gbps}$	–0.2	—	0.2	UI _{INST}
$T_{\text{SKEW}[\text{TX}]} \text{ static}$	Static Data to Clock Skew	$T_{\text{SKEW}[\text{TX}]} > 1.50 \text{ Gbps}$	–0.2	—	0.2	UI _{INST}
$T_{\text{SETUP}[\text{RX}]}$	Input Data Setup Before CLK	$0.08 \text{ Gbps} \leq T_{\text{SETUP}[\text{RX}]} \leq 1.00 \text{ Gbps}$	0.15	—	—	UI
		$1.00 \text{ Gbps} < T_{\text{SETUP}[\text{RX}]} \leq 1.50 \text{ Gbps}$	0.2	—	—	UI
$T_{\text{HOLD}[\text{RX}]}$	Input Data Hold After CLK	$0.08 \text{ Gbps} \leq T_{\text{HOLD}[\text{RX}]} \leq 1.00 \text{ Gbps}$	0.15	—	—	UI
		$1.00 \text{ Gbps} < T_{\text{HOLD}[\text{RX}]} \leq 1.50 \text{ Gbps}$	0.2	—	—	UI
Dynamic $T_{\text{SETUP}[\text{RX}]} + T_{\text{HOLD}[\text{RX}]}$	Dynamic Data to Clock Skew Window	$T_{\text{SKEW}[\text{RX}]} > 1.50 \text{ Gbps}$	0.5	—	—	UI

2.10.7. Differential SSTL135D (Output Only)

All differential SSTL outputs are implemented as a pair of complementary single-ended SSTL outputs. All allowable single-ended output classes (class I and class II) are supported.

2.10.8. Differential HSUL12D (Output Only)

Differential HSUL is used for differential clock in LPDDR3 memory interface. All differential HSUL outputs are implemented as a pair of complementary single-ended HSUL12 outputs. All allowable single-ended drive strengths are supported.

2.10.9. Differential LVSTLD (Output Only)

Differential LVSTL is used for differential clock in LPDDR4 memory interface. All differential LVSTL outputs are implemented as a pair of complementary single-ended LVSTL outputs. All allowable single-ended drive strengths are supported.

2.10.10. Differential POD11D/POD12D (Output Only)

Differential POD is used for differential clock in DDR4/DDR5 memory interface. All differential POD outputs are implemented as a pair of complementary single-ended POD outputs. All allowable single-ended drive strengths are supported.

2.11. Maximum sysI/O Buffer Speed

Table 2.24. Nexus 2 Maximum I/O Buffer Speed

Buffer	Description	Banks	Max	Unit
Maximum sysI/O Input Frequency				
Single-Ended				
LVC MOS33	LVC MOS33, $V_{\text{CCIO}} = 3.3 \text{ V}$	Top	200	MHz
LVC MOS25	LVC MOS25, $V_{\text{CCIO}} = 2.5 \text{ V}$	Top	200	MHz
LVC MOS18	LVC MOS18, $V_{\text{CCIO}} = 1.8 \text{ V}$	Top	200	MHz
LVC MOS18	LVC MOS18, $V_{\text{CCIO}} = 1.8 \text{ V}$	Bottom	250	MHz
LVC MOS12	LVC MOS12, $V_{\text{CCIO}} = 1.2 \text{ V}$	Top	100	MHz

Buffer	Description	Banks	Max	Unit
LVCN0512	LVCN0512, $V_{CCIO} = 1.2\text{ V}$	Bottom	200	MHz
LVCN0510	LVCN0510, $V_{CCIO} = 1.0\text{ V}$	Bottom	300	MHz
LVCN0509	LVCN0509, $V_{CCIO} = 0.9\text{ V}$	Bottom	300	MHz
SSTL135	SSTL_135, $V_{CCIO} = 1.35\text{ V}$	Bottom	1866	Mbps
HSUL12	HSUL_12, $V_{CCIO} = 1.2\text{ V}$	Bottom	2133	Mbps
LVSTL11_I/II	LVSTL, $V_{CCIO} = 1.1\text{ V}$	Bottom	2400	Mbps
POD11	POD11, $V_{CCIO} = 1.1\text{ V}$	Bottom	2100	Mbps
POD12	POD12, $V_{CCIO} = 1.2\text{ V}$	Bottom	2400	Mbps
MIPI D-PHY (LP Mode)	MIPI, Low Power Mode, $V_{CCIO} = 1.2\text{ V}$	Bottom	10	Mbps
Differential				
LVDS	LVDS, V_{CCIO} independent	Bottom	1600	Mbps
subLVDS	subLVDS, V_{CCIO} independent	Bottom	1600	Mbps
SLVS	SLVS similar to MIPI HS, V_{CCIO} independent	Bottom	1800	Mbps
MIPI D-PHY (HS Mode)	MIPI, High Speed Mode, $V_{CCIO} = 1.2\text{ V}$	Bottom	1200	Mbps
SSTL135D	Differential SSTL135, $V_{CCIO} = 1.35\text{ V}$	Bottom	1866	Mbps
HSUL12D	Differential HSUL12, $V_{CCIO} = 1.2\text{ V}$	Bottom	2133	Mbps
LVSTL11D_I/II	LVSTL, $V_{CCIO} = 1.1\text{ V}$	Bottom	1600	Mbps
POD11D	POD11, $V_{CCIO} = 1.1\text{ V}$	Bottom	2100	Mbps
POD12D	POD12, $V_{CCIO} = 1.2\text{ V}$	Bottom	1600	Mbps
Maximum sysI/O Output Frequency				
Single-Ended				
LVCN0533 (all drive strengths)	LVCN0533, $V_{CCIO} = 3.3\text{ V}$	Top	200	MHz
LVCN0533 (RS50)	LVCN0533, $V_{CCIO} = 3.3\text{ V}$, $R_{SERIES} = 50\ \Omega$	Top	200	MHz
LVCN0525 (all drive strengths)	LVCN0525, $V_{CCIO} = 2.5\text{ V}$	Top	200	MHz
LVCN0525 (RS50)	LVCN0525, $V_{CCIO} = 2.5\text{ V}$, $R_{SERIES} = 50\ \Omega$	Top	200	MHz
LVCN0518 (all drive strengths)	LVCN0518, $V_{CCIO} = 1.8\text{ V}$	All	200	MHz
LVCN0518 (RS50)	LVCN0518, $V_{CCIO} = 1.8\text{ V}$, $R_{SERIES} = 50\ \Omega$	All	200	MHz
LVCN0512 (all drive strengths)	LVCN0512, $V_{CCIO} = 1.2\text{ V}$	Top	100	MHz
LVCN0512 (all drive strengths)	LVCN0512, $V_{CCIO} = 1.2\text{ V}$	Bottom	200	MHz
LVCN0510 (all drive strengths)	LVCN0510, $V_{CCIO} = 1.0\text{ V}$	Bottom	300	Mbps
LVCN0509 (all drive strengths)	LVCN0509, $V_{CCIO} = 0.9\text{ V}$	Bottom	300	Mbps
SSTL135	SSTL_135, $V_{CCIO} = 1.35\text{ V}$	Bottom	1866	Mbps
HSUL12 (all drive strengths)	HSUL_12, $V_{CCIO} = 1.2\text{ V}$	Bottom	2133	Mbps
LVSTL11_I/II	LVSTL, $V_{CCIO} = 1.1\text{ V}$	Bottom	2200	Mbps
POD11	POD11, $V_{CCIO} = 1.1\text{ V}$	Bottom	2100	Mbps
POD12	POD12, $V_{CCIO} = 1.2\text{ V}$	Bottom	2100	Mbps
MIPI D-PHY (LP Mode)	MIPI, Low Power Mode, $V_{CCIO} = 1.2\text{ V}$	Bottom	10	Mbps
Differential				
LVDS	LVDS, $V_{CCIO} = 1.8\text{ V}$	Bottom	1600	Mbps
LVDS25E	LVDS25, Emulated, $V_{CCIO} = 2.5\text{ V}$	All	400	Mbps

Buffer	Description	Banks	Max	Unit
Buffer				
SubLVDS	subLVDS, Emulated, $V_{CCIO} = 1.8\text{ V}$	Top	400	Mbps
SubLVDS	subLVDS, Emulated, $V_{CCIO} = 1.8\text{ V}$	Bottom	800	Mbps
SLVS	SLVS similar to MIPI, $V_{CCIO} = 1.2\text{ V}$	Bottom	1800	Mbps
MIPI D-PHY (HS Mode)	MIPI, High Speed Mode, $V_{CCIO} = 1.2\text{ V}$	Bottom	1200	Mbps
SSTL135D	Differential SSTL135, $V_{CCIO} = 1.35\text{ V}$	Bottom	1866	Mbps
HUSL12D	Differential HSUL12, $V_{CCIO} = 1.2\text{ V}$	Bottom	2133	Mbps
LVSTL11D_I/II	Differential LVSTL, $V_{CCIO} = 1.1\text{ V}$	Bottom	1600	Mbps
POD11D	Differential POD11, $V_{CCIO} = 1.1\text{ V}$	Bottom	2100	Mbps
POD12D	Differential POD12, $V_{CCIO} = 1.2\text{ V}$	Bottom	1600	Mbps

2.12. Typical Building Block Function Performance

These building block functions can be generated using Lattice Design software tool. Exact performance may vary with the device and the design software tool version. The design software tool uses internal parameters that have been characterized but are not tested on every device.

Table 2.25. Pin-to-Pin Performance

Function	Typ. @ $V_{CC} = 0.82\text{ V}$	Unit
16-bit Decoder (I/O configured with LVCMOS33, Left and Right Banks)	9.055	ns
16-bit Decoder (I/O configured with LVCMOS18H_I, Bottom Banks)	5.219	ns
16:1 Mux (I/O configured with LVCMOS18, Left and Right Banks)	9	ns
16:1 Mux (I/O configured with HSTL15_I, Bottom Banks)	5.209	ns

Note: These functions are generated using Lattice Radiant Design software tool. Exact performance may vary with the device and the design software tool version. The design software tool uses internal parameters that have been characterized but are not tested on every device.

Table 2.26. Register-to-Register Performance

Function	Typ. @ $V_{CC} = 0.82\text{ V}$	Unit
Basic Functions		
16-bit Adder	625 ²	MHz
32-bit Adder	599	MHz
16-bit Counter	625 ²	MHz
32-bit Counter	566	MHz
Embedded Memory Functions		
512 × 36 Single Port RAM, with Output Register	625 ²	MHz
1024 × 18 True-Dual Port RAM using same clock, with EBR Output Registers	448 ²	MHz
1024 × 18 True-Dual Port RAM using asynchronous clocks, with EBR Output	448 ²	MHz
Distributed Memory Functions		
16 × 4 Single Port RAM (One PFU)	625 ²	MHz
16 × 2 Pseudo-Dual Port RAM (One PFU)	625 ²	MHz
16 × 4 Pseudo-Dual Port (Two PFUs)	625 ²	MHz
9 × 9 Multiplier with Input Output Registers	625 ²	MHz
18 × 18 Multiplier with Input/Output Registers	625 ²	MHz
36 × 36 Multiplier with Input/Output Registers	259	MHz
MAC 9 × 9 with Input/Output Registers	461	MHz
MAC 9 × 9 with Input/Pipelined/Output Registers	607	MHz

Notes:

1. The Clock port is configured with LVDS I/O type. Performance Grade: 3.
2. Limited by the Minimum Pulse Width of the component
3. These functions are generated using Lattice Radiant Design Software tool with LN2-CT as the target device. Exact performance may vary with the device and the design software tool version. The design software tool uses internal parameters that have been characterized but are not tested on every device.

2.13. LMMI

Table 2.27 and Table 2.28 summarize the performance of the LMMI interface with supported IPs. Additional timing requirement and constraint can be identified through the Lattice Radiance design tools.

Table 2.27. LMMI F_{MAX} Summary for Nexus 2-CT Devices

IP	F _{MAX} (MHz)
DDRPHY	180
SERDES	180
PCle	180
PLL	180
CRE	180

Table 2.28. LMMI F_{MAX} Summary for Nexus 2-CT Devices

IP	F _{MAX} (MHz)
DDRPHY	180
PLL	180
CRE	180

2.14. Derating Timing Tables

Logic timing provided in the following sections of this data sheet and the Lattice Radiant design tools are worst case numbers in the operating range. Actual delays at nominal temperature and voltage for best case process, can be much better than the values given in the tables. The Lattice Radiant design tool can provide logic timing numbers at a particular temperature and voltage.

2.15. External Switching Characteristics

Over recommended commercial operating conditions.

Table 2.29. Nexus 2 External Switching Characteristics (V_{CC} = 0.82 V)

Parameter	Description	–3		–2		–1		Unit
		Min	Max	Min	Max	Min	Max	
Clocks								
Global Clock								
f _{MAX_PRI}	Frequency for Primary Clock	—	625	—	500	—	375	MHz
t _{W_PRI}	Clock Pulse Width for Primary Clock	0.75	—	0.94	—	0.94	—	ns
t _{SKEW_PRI}	Primary Clock Skew Within a Device	—	822	—	891	—	891	ps
Regional Clock								
t _{SKEW_R1B}	Region Clock skew within 1 HPIO Bank	—	151	—	177	—	177	ps
t _{SKEW_R2B}	Region Clock skew within 2 adjacent HPIO Bank	—	375	—	401	—	401	ps
Edge Clock								
f _{MAX_EDGE}	Frequency for Edge Clock Tree	—	1200	—	1067	—	934	MHz
t _{W_EDGE}	Clock Pulse Width for Edge Clock	0.39	—	0.44	—	0.44	—	ns
t _{SKEW_E1B}	Edge Clock skew within 1 HPIO Bank	—	108	—	116	—	116	ps
t _{SKEW_E2B}	Edge Clock skew within 2 adjacent HPIO Bank	—	112	—	112	—	112	ps
PHY Clock								
f _{MAX_PHY}	Frequency for PHY Clock Tree	—	2400	—	2133	—	1866	MHz
t _{W_PHY}	Clock Pulse Width for PHY Clock	0.19	—	0.22	—	0.22	—	ns
t _{SKEW_PHY1B}	PHY Clock skew within 1 HPIO Bank	—	109	—	122	—	122	ps
t _{SKEW_PHY2B}	PHY Clock skew within 2 adjacent HPIO Bank	—	105	—	114	—	114	ps
Generic SDR Input								
General I/O Pin Parameters Using Dedicated Primary Clock Input without PLL								
t _{CO} (HPIO)	Clock to Output - PIO Output Register	—	8.40	—	9.10	—	10.11	ns
t _{CO} (WRIO)	Clock to Output - PIO Output Register	—	8.06	—	8.68	—	9.64	ns
t _{SU}	Clock to Data Setup - PIO Input Register	0.00	—	0.00	—	0.00	—	ns
t _H (HPIO)	Clock to Data Hold - PIO Input Register	4.91	—	4.91	—	5.46	—	ns
t _H (WRIO)	Clock to Data Hold - PIO Input Register	4.09	—	4.09	—	4.54	—	ns
t _{SU_DEL} (HPIO)	Clock to Data Setup - PIO Input Register with Data Input Delay	2.79	—	2.79	—	3.10	—	ns

Parameter	Description	–3		–2		–1		Unit
		Min	Max	Min	Max	Min	Max	
$t_{SU_DEL}(WRIO)$	Clock to Data Setup - PIO Input Register with Data Input Delay	1.60	—	2.02	—	2.24	—	ns
t_{H_DEL}	Clock to Data Hold - PIO Input Register with Data Input Delay	0.00	—	0.00	—	0.00	—	ns
General I/O Pin Parameters Using Dedicated Primary Clock Input with PLL								
$t_{COPLL}(HPIO)$	Clock to Output - PIO Output Register	—	6.02	—	6.02	—	6.69	ns
$t_{COPLL}(WRIO)$	Clock to Output - PIO Output Register	—	6.56	—	6.56	—	7.29	ns
t_{SUPLL}	Clock to Data Setup - PIO Input Register	1.98	—	1.98	—	2.20	—	ns
t_{HPLL}	Clock to Data Hold - PIO Input Register	2.59	—	2.59	—	2.88	—	ns
t_{SU_DELL}	Clock to Data Setup - PIO Input Register with Data Input Delay	4.55	—	4.55	—	5.06	—	ns
t_{H_DELL}	Clock to Data Hold - PIO Input Register with Data Input Delay	0.00	—	0.00	—	0.00	—	ns
General I/O Pin Parameters Using Regional Clock Input without PLL								
$t_{CO}(HPIO)$	Clock to Output - PIO Output Register	—	6.10	—	6.68	—	7.42	ns
$t_{CO}(WRIO)$	Clock to Output - PIO Output Register	—	7.14	—	7.74	—	8.60	ns
t_{SU}	Clock to Data Setup - PIO Input Register	0.00	—	0.00	—	0.00	—	ns
t_H	Clock to Data Hold - PIO Input Register	3.20	—	3.64	—	4.04	—	ns
t_{SU_DEL}	Clock to Data Setup - PIO Input Register with Data Input Delay	1.60	—	2.02	—	2.24	—	ns
t_{H_DEL}	Clock to Data Hold - PIO Input Register with Data Input Delay	0.00	—	0.00	—	0.00	—	ns
General I/O Pin Parameters Using Regional Clock Input with PLL								
$t_{COPLL}(HPIO)$	Clock to Output - PIO Output Register	—	6.09	—	6.09	—	6.77	ns
$t_{COPLL}(WRIO)$	Clock to Output - PIO Output Register	—	6.51	—	6.51	—	7.23	ns
t_{SUPLL}	Clock to Data Setup - PIO Input Register	1.96	—	1.96	—	2.18	—	ns
t_{HPLL}	Clock to Data Hold - PIO Input Register	2.43	—	2.43	—	2.70	—	ns
t_{SU_DELL}	Clock to Data Setup - PIO Input Register with Data Input Delay	4.89	—	4.89	—	5.43	—	ns
t_{H_DELL}	Clock to Data Hold - PIO Input Register with Data Input Delay	0.00	—	0.00	—	0.00	—	ns

Parameter	Description	–3		–2		–1		Unit
		Min	Max	Min	Max	Min	Max	
Generic DDR Input/Output								
Generic DDRX1 Inputs/Outputs with Clock and Data Centered at Pin (GDDR1_RX/TX.SCLK.Centered) using PCLK Clock Input – Bank 0, Bank 1, Bank 2, Bank 6, and Bank 7 – Figure 2.7 and Figure 2.9								
t _{SU_GDDR1}	Input Data Setup Before CLK	0.50	—	0.50	—	0.56	—	ns
		0.20	—	0.20	—	0.22	—	UI
t _{HO_GDDR1}	Input Data Hold After CLK	0.50	—	0.55	—	0.61	—	ns
t _{DVB_GDDR1}	Output Data Valid Before CLK Output	0.75	—	0.75	—	0.68	—	ns
		–0.5	—	–0.5	—	–0.45	—	ns + 1/2 UI
t _{DQVA_GDDR1}	Output Data Valid After CLK Output	0.75	—	0.75	—	0.68	—	ns
		–0.5	—	–0.5	—	–0.45	—	ns + 1/2 UI
f _{DATA_GDDR1}	Input/Output Data Rate	—	400	—	400	—	360	Mbps
f _{MAX_GDDR1}	Frequency of PCLK	—	200	—	200	—	180	MHz
½ UI	Half of Data Bit Time, or 90 degrees	1.25	—	1.25	—	1.39	—	ns
Output TX to Input RX Margin per Edge		0.25	—	0.25	—	0.12	—	ns
Generic DDRX1 Inputs/Outputs with Clock and Data Aligned at Pin (GDDR1_RX/TX.SCLK.Aligned) using PCLK Clock Input – Bank 0, Bank 1, Bank 2, Bank 6,and Bank 7 – Figure 2.8 and Figure 2.10								
t _{DVA_GDDR1}	Input Data Valid After CLK	—	–0.5	—	–0.5	—	–0.56	ns + 1/2 UI
		—	0.75	—	0.75	—	0.83	ns
		—	0.3	—	0.3	—	0.33	UI
t _{DVE_GDDR1}	Input Data Hold After CLK	0.5	—	0.56	—	0.62	—	ns + 1/2 UI
		1.75	—	1.81	—	2.01	—	ns
		0.7	—	0.72	—	0.80	—	UI
t _{DIA_GDDR1}	Output Data Invalid After CLK Output	—	0.5	—	0.5	—	0.56	ns
t _{DIB_GDDR1}	Output Data Invalid Before CLK Output	—	0.5	—	0.5	—	0.45	ns
f _{DATA_GDDR1}	Input/Output Data Rate	—	400	—	400	—	360	Mbps
f _{MAX_GDDR1}	Frequency for PCLK	—	200	—	200	—	180	MHz
½ UI	Half of Data Bit Time, or 90 degrees	1.25	—	1.25	—	1.39	—	ns
Output TX to Input RX Margin per Edge		0.25	—	0.19	—	0.28	—	ns
Generic DDRX1 Inputs/Outputs with Clock and Data Centered at Pin (GDDR1_RX/TX.SCLK.Centered) using Regional Clock Input – Bank 0, Bank1, Bank 2, Bank 12, Bank 13, and Bank 14 – Figure 2.7 and Figure 2.9								
t _{SU_GDDR1}	Input Data Setup Before CLK	0.50	—	0.50	—	0.56	—	ns
		0.20	—	0.20	—	0.22	—	UI
t _{HO_GDDR1}	Input Data Hold After CLK	0.50	—	0.55	—	0.61	—	ns
t _{DVB_GDDR1}	Output Data Valid Before CLK Output	0.75	—	0.75	—	0.68	—	ns
		–0.5	—	–0.5	—	–0.45	—	ns + 1/2 UI
t _{DQVA_GDDR1}	Output Data Valid After CLK Output	0.75	—	0.75	—	0.68	—	ns
		–0.5	—	–0.5	—	–0.45	—	ns + 1/2 UI
f _{DATA_GDDR1}	Input/Output Data Rate	—	400	—	400	—	360	Mbps
f _{MAX_GDDR1}	Frequency of PCLK	—	200	—	200	—	180	MHz
½ UI	Half of Data Bit Time, or 90 degrees	1.25	—	1.25	—	1.39	—	ns
Output TX to Input RX Margin per Edge		0.25	—	0.25	—	0.12	—	ns

Parameter	Description	–3		–2		–1		Unit
		Min	Max	Min	Max	Min	Max	
Generic DDRX1 Inputs/Outputs with Clock and Data Aligned at Pin (GDDR1_RX/TX.SCLK.Aligned) using Regional Clock Input – Bank 0, Bank 1, Bank 2, Bank 12, Bank 13, and Bank 14 – Figure 2.8 and Figure 2.10								
tDVA_GDDR1	Input Data Valid After CLK	—	–0.5	—	–0.5	—	–0.56	ns + 1/2 UI
		—	0.75	—	0.75	—	0.83	ns
		—	0.3	—	0.3	—	0.33	UI
tDVE_GDDR1	Input Data Hold After CLK	0.5	—	0.56	—	0.62	—	ns + 1/2 UI
		1.75	—	1.81	—	2.01	—	ns
		0.7	—	0.72	—	0.80	—	UI
tDIA_GDDR1	Output Data Invalid After CLK Output	—	0.5	—	0.5	—	0.56	ns
tDIB_GDDR1	Output Data Invalid Before CLK Output	—	0.5	—	0.5	—	0.45	ns
fDATA_GDDR1	Input/Output Data Rate	—	400	—	400	—	360	Mbps
fMAX_GDDR1	Frequency for PCLK	—	200	—	200	—	180	MHz
½ UI	Half of Data Bit Time, or 90 degrees	1.25	—	1.25	—	1.39	—	ns
Output TX to Input RX Margin per Edge		0.25	—	0.19	—	0.28	—	ns
Generic DDRX1 Inputs/Outputs with Clock and Data Centered at Pin (GDDR1_RX/TX.SCLK.Centered) using PCLK Clock Input – Bank 3, Bank 4, and Bank 5 – Figure 2.7 and Figure 2.9								
tSU_GDDR1	Input Data Setup Before CLK	0.46	—	0.51	—	0.57	—	ns
		0.28	—	0.28	—	0.31	—	UI
tHO_GDDR1	Input Data Hold After CLK	0.46	—	0.51	—	0.57	—	ns
tDVB_GDDR1	Output Data Valid Before CLK Output	0.40	—	0.51	—	0.46	—	ns
		–0.43	—	–0.33	—	–0.29	—	ns + 1/2 UI
tDQVA_GDDR1	Output Data Valid After CLK Output	0.40	—	0.51	—	0.46	—	ns
		–0.43	—	–0.33	—	–0.29	—	ns + 1/2 UI
fDATA_GDDR1	Input/Output Data Rate	—	600	—	534	—	481	Mbps
fMAX_GDDR1	Frequency of PCLK	—	300	—	267	—	240	MHz
½ UI	Half of Data Bit Time, or 90 degree	0.83	—	0.94	—	1.04	—	ns
Output TX to Input RX Margin per Edge		0.06	—	–0.01	—	0.12	—	ns
Generic DDRX1 Inputs/Outputs with Clock and Data Aligned at Pin (GDDR1_RX/TX.SCLK.Aligned) using PCLK Clock Input – Bank 3, Bank 4, and Bank 5 – Figure 2.8 and Figure 2.10								
tDVA_GDDR1	Input Data Valid After CLK	—	–0.46	—	–0.52	—	–0.57	ns + 1/2 UI
		—	0.38	—	0.42	—	0.47	ns
		—	0.23	—	0.23	—	0.25	UI
tDVE_GDDR1	Input Data Hold After CLK	0.46	—	0.52	—	0.57	—	ns + 1/2 UI
		1.29	—	1.45	—	1.61	—	ns
		0.78	—	0.78	—	0.86	—	UI
tDIA_GDDR1	Output Data Invalid After CLK Output	—	0.42	—	0.42	—	0.46	ns
tDIB_GDDR1	Output Data Invalid Before CLK Output	—	0.42	—	0.42	—	0.37	ns
fDATA_GDDR1	Input/Output Data Rate	—	600	—	534	—	481	Mbps
fMAX_GDDR1	Frequency for PCLK	—	300	—	267	—	240	MHz
½ UI	Half of Data Bit Time, or 90 degree	0.83	—	0.94	—	1.04	—	ns
Output TX to Input RX Margin per Edge		–0.04	—	0.01	—	0.01	—	ns

Parameter	Description	–3		–2		–1		Unit
		Min	Max	Min	Max	Min	Max	
Generic DDRX1 Inputs/Outputs with Clock and Data Centered at Pin (GDDR1_RX/TX.SCLK.Centered) using Regional Clock Input – Bank 3 to Bank 11 – Figure 2.7 and Figure 2.9								
t _{SU_GDDR1}	Input Data Setup Before CLK	0.46	—	0.52	—	0.57	—	ns
		0.28	—	0.28	—	0.31	—	UI
t _{HO_GDDR1}	Input Data Hold After CLK	0.46	—	0.52	—	0.57	—	ns
t _{DVB_GDDR1}	Output Data Valid Before CLK Output	0.50	—	0.56	—	0.51	—	ns
		–0.33	—	–0.38	—	–0.34	—	ns + 1/2 UI
t _{DQVA_GDDR1}	Output Data Valid After CLK Output	0.50	—	0.56	—	0.51	—	ns
		–0.33	—	–0.38	—	–0.34	—	ns + 1/2 UI
f _{DATA_GDDR1}	Input/Output Data Rate	—	600	—	534	—	481	Mbps
f _{MAX_GDDR1}	Frequency of PCLK	—	300	—	267	—	240	MHz
½ UI	Half of Data Bit Time, or 90 degree	0.83	—	0.94	—	1.04	—	ns
Output TX to Input RX Margin per Edge		0.04	—	0.05	—	–0.07	—	ns
Generic DDRX1 Inputs/Outputs with Clock and Data Aligned at Pin (GDDR1_RX/TX.SCLK.Aligned) using Regional Clock Input – Bank 3 to Bank 11 – Figure 2.8 and Figure 2.10								
t _{DVA_GDDR1}	Input Data Valid After CLK	—	–0.46	—	–0.52	—	–0.57	ns + 1/2 UI
		—	0.38	—	0.42	—	0.47	ns
		—	0.23	—	0.23	—	0.25	UI
t _{DVE_GDDR1}	Input Data Hold After CLK	0.46	—	0.52	—	0.57	—	ns + 1/2 UI
		1.29	—	1.45	—	1.61	—	ns
		0.78	—	0.78	—	0.86	—	UI
t _{DIA_GDDR1}	Output Data Invalid After CLK Output	—	0.33	—	0.38	—	0.42	ns
t _{DIB_GDDR1}	Output Data Invalid Before CLK Output	—	0.33	—	0.38	—	0.34	ns
f _{DATA_GDDR1}	Input/Output Data Rate	—	600	—	534	—	481	Mbps
f _{MAX_GDDR1}	Frequency for PCLK	—	300	—	267	—	240	MHz
½ UI	Half of Data Bit Time, or 90 degree	0.83	—	0.94	—	1.04	—	ns
Output TX to Input RX Margin per Edge		0.04	—	0.05	—	0.05	—	ns
Generic DDRX2 Inputs/Outputs with Clock and Data Centered at Pin (GDDR2_RX/TX.ECLK.Centered) using PCLK Clock Input – Figure 2.7 and Figure 2.9								
t _{SU_GDDR2}	Data Setup before CLK Input	0.17	—	0.19	—	0.21	—	ns
		0.20	—	0.20	—	0.22	—	UI
t _{HO_GDDR2}	Data Hold after CLK Input	0.17	—	0.19	—	0.21	—	ns
t _{DVB_GDDR2}	Output Data Valid Before CLK Output	0.25	—	0.28	—	0.25	—	ns
		–0.17	—	–0.19	—	–0.17	—	ns + 1/2 UI
t _{DQVA_GDDR2}	Output Data Valid After CLK Output	0.25	—	0.28	—	0.25	—	ns
		–0.17	—	–0.19	—	–0.17	—	ns + 1/2 UI
f _{DATA_GDDR2}	Input/Output Data Rate	—	1200	—	1066	—	959	Mbps
f _{MAX_GDDR2}	Frequency for ECLK	—	600	—	533	—	480	MHz
½ UI	Half of Data Bit Time, or 90 degrees	0.42	—	0.47	—	0.52	—	ns
f _{PCLK}	PCLK frequency	—	300	—	267	—	240	MHz
Output TX to Input RX Margin per Edge		0.08	—	0.09	—	0.04	—	ns
Generic DDRX2 Inputs/Outputs with Clock and Data Aligned at Pin (GDDR2_RX/TX.ECLK.Aligned) using PCLK Clock Input – Figure 2.8 and Figure 2.10								

Parameter	Description	–3		–2		–1		Unit
		Min	Max	Min	Max	Min	Max	
t _{DVA_GDDR2}	Input Data Valid After CLK	—	–0.17	—	–0.19	—	–0.21	ns + 1/2 UI
		—	0.25	—	0.28	—	0.31	ns
		—	0.30	—	0.30	—	0.33	UI
t _{DVE_GDDR2}	Input Data Hold After CLK	0.17	—	0.19	—	0.21	—	ns + 1/2 UI
		0.58	—	0.66	—	0.73	—	ns
		0.70	—	0.70	—	0.78	—	UI
t _{DIA_GDDR2}	Output Data Invalid After CLK Output	—	0.17	—	0.19	—	0.21	ns
t _{DIB_GDDR2}	Output Data Invalid Before CLK Output	—	0.17	—	0.19	—	0.17	ns
f _{DATA_GDDR2}	Input/Output Data Rate	—	1200	—	1066	—	959	Mbps
f _{MAX_GDDR2}	Frequency for ECLK	—	600	—	533	—	480	MHz
½ UI	Half of Data Bit Time, or 90 degrees	0.42	—	0.47	—	0.52	—	ns
f _{PCLK}	PCLK frequency	—	300	—	267	—	240	MHz
Output TX to Input RX Margin per Edge		0.08	—	0.09	—	0.10	—	ns
Generic DDRX4 Inputs/Outputs with Clock and Data Centered at Pin (GDDR4_RX/TX.ECLK.Centered) using PCLK Clock Input – Figure 2.7 and Figure 2.9								
t _{SU_GDDR4}	Input Data Set-Up Before CLK	0.14	—	0.14	—	0.16	—	ns
		0.22	—	0.20	—	0.22	—	UI
t _{HO_GDDR4}	Input Data Hold After CLK	0.13	—	0.16	—	0.17	—	ns
t _{DVB_GDDR4}	Output Data Valid Before CLK Output	0.19	—	0.21	—	0.19	—	ns
		–0.13	—	–0.14	—	–0.13	—	ns + 1/2 UI
t _{DQVA_GDDR4}	Input Data Set-Up Before CLK	0.19	—	0.21	—	0.19	—	ns
		–0.13	—	–0.14	—	–0.13	—	ns + 1/2 UI
f _{DATA_GDDR4}	Input/Output Data Rate	—	1600	—	1400	—	1260	Mbps
f _{MAX_GDDR4}	Frequency for ECLK	—	800	—	700	—	630	MHz
½ UI	Half of Data Bit Time, or 90 degrees	0.31	—	0.36	—	0.40	—	ns
f _{PCLK}	PCLK frequency	—	200	—	175	—	158	MHz
Output TX to Input RX Margin per Edge		0.05	—	0.07	—	0.03	—	ns
Generic DDRX4 Inputs/Outputs with Clock and Data Aligned at Pin (GDDR4_RX/TX.ECLK.Aligned) using PCLK Clock Input, Left and Right sides Only – Figure 2.8 and Figure 2.10								
t _{DVA_GDDR4}	Input Data Valid After CLK	—	–0.14	—	–0.14	—	–0.16	ns + 1/2 UI
		—	0.18	—	0.21	—	0.24	ns
		—	0.28	—	0.30	—	0.33	UI
t _{DVE_GDDR4}	Input Data Hold After CLK	0.14	—	0.19	—	0.21	—	ns + 1/2 UI
		0.45	—	0.54	—	0.60	—	ns
		0.72	—	0.76	—	0.84	—	UI
t _{DIA_GDDR4}	Output Data Invalid After CLK Output	—	0.13	—	0.14	—	0.16	ns
t _{DIB_GDDR4}	Output Data Invalid Before CLK Output	—	0.13	—	0.14	—	0.13	ns
f _{DATA_GDDR4}	Input/Output Data Rate	—	1600	—	1400	—	1260	Mbps
f _{MAX_GDDR4}	Frequency for ECLK	—	800	—	700	—	630	MHz
½ UI	Half of Data Bit Time, or 90 degrees	0.31	—	0.36	—	0.40	—	ns

Parameter	Description	–3		–2		–1		Unit
		Min	Max	Min	Max	Min	Max	
f _{PCLK}	PCLK frequency	—	200	—	175	—	158	MHz
Output TX to Input RX Margin per Edge		0.05	—	0.03	—	0.06	—	ns
Generic DDRX5 Inputs/Outputs with Clock and Data Centered at Pin (GDDR5_RX/TX.ECLK.Centered) using PCLK Clock Input – Figure 2.7 and Figure 2.9								
t _{SU_GDDR5}	Input Data Set-Up Before CLK	0.16	—	0.16	—	0.18	—	ns
		0.20	—	0.20	—	0.22	—	UI
t _{HO_GDDR5}	Input Data Hold After CLK	0.16	—	0.17	—	0.19	—	ns
t _{WINDOW_GDDR5C}	Input Data Valid Window	—	0.32	—	0.33	—	0.36	ns
t _{DVB_GDDR5}	Output Data Valid Before CLK Output	0.24	—	0.24	—	0.22	—	ns
		–0.16	—	–0.16	—	–0.14	—	ns + 1/2 UI
t _{DQVA_GDDR5}	Output Data Valid After CLK Output	0.24	—	0.24	—	0.22	—	ns
		–0.16	—	–0.16	—	–0.14	—	ns + 1/2 UI
f _{DATA_GDDR5}	Input/Output Data Rate	—	1250	—	1250	—	1125.00	Mbps
f _{MAX_GDDR5}	Frequency for ECLK	—	625	—	625	—	562.50	MHz
½ UI	Half of Data Bit Time, or 90 degrees	0.40	—	0.40	—	0.44	—	ns
f _{PCLK}	PCLK frequency	—	125	—	125	—	112.50	MHz
Output TX to Input RX Margin per Edge		0.08	—	0.08	—	0.04	—	ns
Generic DDRX5 Inputs/Outputs with Clock and Data Aligned at Pin (GDDR5_RX/TX.ECLK.Aligned) using PCLK Clock Input – Figure 2.8 and Figure 2.10								
t _{DVA_GDDR5}	Input Data Valid After CLK	—	–0.16	—	–0.16	—	–0.18	ns + 1/2 UI
		—	0.24	—	0.24	—	0.27	ns
		—	0.30	—	0.30	—	0.33	UI
t _{DVE_GDDR5}	Input Data Hold After CLK	0.16	—	0.19	—	0.21	—	ns + 1/2 UI
		0.56	—	0.59	—	0.65	—	ns
		0.70	—	0.74	—	0.82	—	UI
t _{WINDOW_GDDR5A}	Input Data Valid Window	—	0.32	—	0.35	—	0.39	ns
t _{DIA_GDDR5}	Output Data Invalid After CLK Output	—	0.16	—	0.16	—	0.18	ns
t _{DIB_GDDR5}	Output Data Invalid Before CLK Output	—	0.16	—	0.16	—	0.14	ns
f _{DATA_GDDR5}	Input/Output Data Rate	—	1250	—	1250	—	1125	Mbps
f _{MAX_GDDR5}	Frequency for ECLK	—	625	—	625	—	563	MHz
½ UI	Half of Data Bit Time, or 90 degrees	0.40	—	0.40	—	0.44	—	ns
f _{PCLK}	PCLK frequency	—	125	—	125	—	113	MHz
Output TX to Input RX Margin per Edge		0.08	—	0.05	—	0.09	—	ns
Soft D-PHY DDRX4 Inputs/Outputs with Clock and Data Centered at Pin, using PCLK Clock Input								
t _{SU_GDDR4_MP}	Input Data Set-Up Before CLK	0.11	—	0.13	—	0.15	—	ns
		0.20	—	0.20	—	0.22	—	UI
t _{HO_GDDR4_MP}	Input Data Hold After CLK	0.11	—	0.13	—	0.15	—	ns
t _{DVB_GDDR4_MP}	Output Data Valid Before CLK Output	0.11	—	0.13	—	0.12	—	ns
		0.20	—	0.20	—	0.18	—	UI
t _{DQVA_GDDR4_MP}	Output Data Valid After CLK Output	0.11	—	0.13	—	0.12	—	ns
		0.20	—	0.20	—	0.18	—	UI

Parameter	Description	–3		–2		–1		Unit
		Min	Max	Min	Max	Min	Max	
$f_{\text{DATA_GDDR4_MP}}$	Input Data Bit Rate for MIPI PHY	—	1200	—	1200	—	1200	Mbps
$\frac{1}{2}$ UI	Half of Data Bit Time, or 90 degrees	0.83	—	0.83	—	0.83	—	ns
f_{PCLK}	PCLK frequency	—	150	—	150	—	150	MHz
Output TX to Input RX Margin per Edge		0.00	—	0.00	—	–0.04	—	ns
Video DDRX71 Inputs/Outputs with Clock and Data Aligned at Pin (GDDR71_RX.ECLK) using PLL Clock Input – Figure 2.12 and Figure 2.13								
$t_{\text{RPBI_DVA}}$	Input Valid Bit "i" switch from CLK Rising Edge ("i" = 0 to 6, 0 aligns with CLK)	—	0.25	—	0.23	—	0.26	UI
		—	–0.26	—	–0.28	—	–0.26	ns+(1/2+i)*UI
$t_{\text{RPBI_DVE}}$	Input Hold Bit "i" switch from CLK Rising Edge ("i" = 0 to 6, 0 aligns with CLK)	0.70	—	0.70	—	0.63	—	UI
		0.21	—	0.21	—	0.14	—	ns+(1/2+i)*UI
$t_{\text{TPBI_DOV}}$	Data Output Valid Bit "i" switch from CLK Rising Edge ("i" = 0 to 6, 0 aligns with CLK)	—	0.14	—	0.14	—	0.16	ns+i*UI
$t_{\text{TPBI_DOI}}$	Data Output Invalid Bit "i" switch from CLK Rising Edge ("i" = 0 to 6, 0 aligns with CLK)	–0.14	—	–0.14	—	–0.16	—	ns+(i+ 1)*UI
$t_{\text{TPBI_skew_UI}}$	TX skew in UI	—	0.15	—	0.15	—	0.15	UI
t_{B}	Serial Data Bit Time, = 1UI	0.95	—	0.95	—	1.06	—	ns
$f_{\text{DATA_TX71}}$	DDR71 Serial Data Rate	—	945	—	945	—	945.00	Mbps
$f_{\text{MAX_TX71}}$	DDR71 ECLK Frequency	—	472.5	—	472.5	—	472.50	MHz
f_{CLKIN}	7:1 Clock (PCLK) Frequency	—	135	—	135	—	135	MHz
Output TX to Input RX Margin per Edge		0.05	—	0.05	—	0.05	—	ns
Memory Interface								
LPDDR4	Data rate	—	2133	—	2133	—	1866	Mb/s
DDR4	Data rate	1250	2400	—	—	—	—	Mb/s
DDR5	Data rate	1980	2100	—	—	—	—	Mb/s

Notes:

- Commercial timing numbers are shown. Industrial numbers are typically slower and can be extracted from the Lattice Radiant software.
- General I/O timing numbers are based on LVCMOS 3.3V (WRIO), LVCMOS 1.8V (HPIO), 50RS, Fast Slew Rate, 0 pF load. Generic DDR timing are numbers based on LVDS I/O.
- Uses LVDS I/O standard for measurement.
- Maximum clock frequencies are tested under best case conditions. System performance may vary upon the user environment.
- All numbers are generated with the Lattice Radiant software.




Figure 2.7. Receiver RX.CLK.Centered Waveforms




Figure 2.8. Receiver RX.CLK.Aligned and DDR Memory Input Waveforms




Figure 2.9. Transmit TX.CLK.Centered and DDR Memory Output Waveforms



		# of Bits																												
		1	2	3	4	5	6	7	8	9	10	11	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29
Data In	756 Mb/s	0	1	2	3	4	5	6	0	1	2	3	4	5	6	0	1	2	3	4	5	6	0	1	2	3	4	5	6	0
Clock In	108 MHz	0						1						2						3						4				
Each Channel: Output Words to GA Fabric									Bit #							Bit #							Bit #							Bit #
									10 – 1							20 – 8							30 – 15							40 – 22
									11 – 2							21 – 9							31 – 16							41 – 23
									12 – 3							22 – 10							32 – 17							42 – 24
									13 – 4							23 – 11							33 – 18							43 – 25
									14 – 5							24 – 12							34 – 19							44 – 26
									15 – 6							25 – 13							35 – 20							45 – 27
									16 – 7							26 – 14							36 – 21							46 – 28

of Bits

1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29

Data Out
756 Mb/s

Clock Out
108 MHz

0 1 2 3

For each Channel:
7-bit Output Words
to FPGA Fabric

Bit #
00-1
00-2
00-3
00-4
00-5
00-6
00-7

Bit #
10-8
11-9
12-10
13-11
14-12
15-13
16-14

Bit #
20-15
21-16
22-17
23-18
24-19
25-20
26-21

Bit #
30-22
31-23
32-24
33-25
34-26
35-27
36-28

© 2025 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-DS-02121-0.72




Figure 2.12. Receiver DDRX71_RX Waveforms




Figure 2.13. Transmitter DDRX71_TX Waveforms

2.16. sysCLOCK PLL Timing

Table 2.30. sysCLOCK PLL Timing ($V_{CC} = 0.82\text{ V}$)

Parameter	Descriptions	Conditions	Min	Typ	Max	Unit
f_{IN}	Input Clock Frequency (CLKI, CLKFB)	—	10	—	800	MHz
f_{OUT}	Output Clock Frequency	—	15.625	—	2500	MHz
f_{VCO}	PLL VCO Frequency	Dynamic Phase Shift disabled	1600	—	4000	MHz
		Dynamic Phase Shift enabled	1600	—	3150	MHz
f_{PFD}	Phase Detector Input Frequency	Internal Feedback	10	—	500	MHz
		ECLK Feedback	10	—	500	MHz
		RCLK Feedback	10	—	150	MHz
		GCLK Feedback	10	—	150	MHz
T_{RST}	RST/Pulse width	—	5	—	—	μs
$T_{PHASESEL_SETUP}$	Setup time before phasestep/phaseloadreg is pulsed	—	4 V_{CCIO} Cycle	—	—	Cycle
$T_{PHASEDIR_SETUP}$	Setup time before phasestep is pulsed	—	5	—	—	ns
$T_{PHASESTEP_PULSE}$	Pulse width (signal used to initiate VCO dynamic phase shift)	—	4 V_{CO} cycle	—	—	Cycle
$T_{PHASELOADREG_PULSE}$	Pulse width (signal used to initiate post-divider dynamic phase shift)	—	10	—	—	ns
AC Characteristics						
t_{DT}	Output Clock Duty Cycle Distortion	Even Output Divider	–76	0	76	ps
		Odd Output Divider, $f_{VCO} \geq 2500\text{ MHz}$	–155	0	155	ps
		Odd Output Divider, $f_{VCO} < 2500\text{ MHz}$	–190	0	190	ps
t_{CPA}	Output Phase Accuracy	—	–161	0	161	ps
t_{OPJIT}^1	Output Clock Period Jitter	$f_{OUT} \geq 200\text{ MHz}$	—	—	250	ps p-p
		$f_{OUT} < 200\text{ MHz}$	—	—	0.05	UIPP
	Output Clock Cycle-to-Cycle Jitter	$f_{OUT} \geq 200\text{ MHz}$	—	—	250	ps p-p
		$f_{OUT} < 200\text{ MHz}$	—	—	0.05	UIPP
	Output Clock Phase Jitter	$f_{PFD} \geq 300\text{ MHz}$	—	—	550	ps p-p
		$200\text{ MHz} \leq f_{PFD} < 300\text{ MHz}$	—	—	800	ps p-p
		$60\text{ MHz} \leq f_{PFD} < 200\text{ MHz}$	—	—	1300	ps p-p
		$30\text{ MHz} \leq f_{PFD} < 60\text{ MHz}$	—	—	2000	ps p-p
		$10\text{ MHz} \leq f_{PFD} < 30\text{ MHz}$	—	—	4800	ps p-p
	Output Clock Period Jitter (Fractional-N)	$f_{OUT} \geq 200\text{ MHz}$	—	—	350	ps p-p
		$f_{OUT} < 200\text{ MHz}$	—	—	0.07	UIPP
	Output Clock Cycle-to-Cycle Jitter (Fractional-N)	$f_{OUT} \geq 200\text{ MHz}$	—	—	350	ps p-p
		$f_{OUT} < 200\text{ MHz}$	—	—	0.07	UIPP
t_{LOCK}	PLL Lock-in Time	PFD Cycles	—	—	150	μs
t_{UNLOCK}	PLL Unlock Time (from RESET goes HIGH)	PFD Cycles	—	—	0.3	μs
t_{IPJIT}	Input Clock Phase Jitter	f_{PFD}	—	—	0.02	UIPP
f_{SSC_MOD}	Spread Spectrum Clock Modulation	—	15	—	4000	kHz

Parameter	Descriptions	Conditions	Min	Typ	Max	Unit
$f_{SSC_MOD_AMP}$	Spread Spectrum Clock Modulation Amplitude Range	—	0	—	–10	%

Note:

1. Jitter sample is taken over 10,000 samples for Period jitter, and 1,000 samples for Cycle-to-Cycle jitter of the primary PLL output with clean reference clock with no additional I/O toggling.

2.17. Internal Oscillators Characteristics

Table 2.31. Internal Oscillators ($V_{CCA} = 0.8\text{ V}$, $V_{CCauxa} = 1.8\text{ V}$)

Symbol	Parameter Description	Min	Typ	Max	Unit
f_{CLKHF}	CLKK Clock Frequency	360	400	440	MHz
DCH_{CLKHF}	Duty Cycle (Clock High Period)	35	50	65	%

2.18. Hardened PCIe Characteristics

2.18.1. PCIe (2.5 Gbps)

Table 2.32. PCIe (2.5 Gbps)

Symbol	Description	Condition	Min	Typ	Max	Unit
Transmitter¹						
UI	Unit Interval	—	399.88	400	400.12	ps
BW_{TX}	Tx PLL bandwidth	—	1.5	—	22	MHz
PKG_{TX}	Tx PLL Peaking	—	—	—	3	dB
$V_{TX-DIFF-PP}$	Differential p-p Tx voltage swing	—	0.8	—	1.2	Vp-p
$V_{TX-DIFF-PP-LOW}$	Low power differential p-p Tx voltage swing	—	0.4	—	1.2	Vp-p
$V_{TX-DE-RATIO-3.5dB}$	Tx de-emphasis level ratio at 3.5dB	—	3	—	4	dB
$T_{TX-RISE-FALL}$	Transmitter rise and fall time	—	0.125	—	—	UI
T_{TX-EYE}	Transmitter Eye, including all jitter sources	—	0.75	—	—	UI
$T_{TX-EYE-MEDIAN-to-MAX-JITTER}$	Max. time between jitter median and max deviation from the median	—	—	—	0.125	UI
$RL_{TX-DIFF}$	Tx Differential Return Loss, including pkg and silicon	—	10	—	—	dB
RL_{TX-CM}	Tx Common Mode Return Loss, including pkg and silicon	50MHz < freq < 2.5GHz	6	—	—	dB
$Z_{TX-DIFF-DC}$	DC differential Impedance	—	80	—	120	Ω
$V_{TX-CM-AC-P}$	Tx AC peak common mode voltage, RMS	—	—	—	20	mV, RMS
$I_{TX-SHORT}$	Transmitter short-circuit current	—	—	—	90	mA
$V_{TX-DC-CM}$	Transmitter DC common-mode voltage	—	0	—	1.2	V
$V_{TX-IDLE-DIFF-AC-p}$	Electrical Idle Output peak voltage	—	—	—	20	mV

Symbol	Description	Condition	Min	Typ	Max	Unit
V _{TX-RCV-DETECT}	Voltage change allowed during Receiver Detect	—	—	—	600	mV
T _{TX-IDLE-MIN}	Min. time in Electrical Idle	—	20	—	—	ns
T _{TX-IDLE-SET-TO-IDLE}	Max. time from Electrical Idle Order Set to valid Electrical Idle	—	—	—	8	ns
T _{TX-IDLE-TO-DIFF-DATA}	Max. time from Electrical Idle to valid differential output	—	—	—	8	ns
L _{TX-SKEW}	Lane-to-lane output skew	—	—	—	500 ps + 2 UI	ps
Receiver²						
UI	Unit Interval	—	399.88	400	400.12	ps
V _{RX-DIFF-PP}	Differential Rx peak-peak voltage	—	0.175	—	1.2	Vp-p
T _{RX-EYE³}	Receiver eye opening time	—	0.4	—	—	UI
T _{RX-EYE-MEDIAN-to-MAX-JITTER³}	Max time delta between median and deviation from median	—	—	—	0.3	UI
RL _{RX-DIFF}	Receiver differential Return Loss, package plus silicon	—	10	—	—	dB
RL _{RX-CM}	Receiver common mode Return Loss, package plus silicon	—	6	—	—	dB
Z _{RX-DC}	Receiver DC single ended impedance	—	40	—	60	Ω
Z _{RX-DIFF-DC}	Receiver DC differential impedance	—	80	—	120	Ω
Z _{RX-HIGH-IMP-DC}	Receiver DC single ended impedance when powered down	—	200k	—	—	Ω
V _{RX-CM-AC-P³}	Rx AC peak common mode voltage	—	—	—	150	mV, peak
V _{RX-IDLE-DET-DIFF-PP}	Electrical Idle Detect Threshold	—	65	—	175	mVp-p
L _{RX-SKEW}	Receiver lane-lane skew	—	—	—	20	ns

Notes:

1. Refer to PCI Express Base Specification Revision 4.0 Table 8-7 and 8-8 test conditions and requirements for respective parameters.
2. Refer to PCI Express Base Specification Revision 4.0 Table 8-11 test conditions and requirements for respective parameters.
3. Spec compliant requirement.

2.18.2. PCIe (5 Gbps)

Table 2.33. PCIe (5 Gbps)

Symbol	Description	Test Conditions	Min	Typ	Max	Unit
Transmitter¹						
UI	Unit Interval	—	199.94	200	200.06	ps
B _{WTX-PKG-PLL1}	Tx PLL bandwidth corresponding to PKG _{TX-PLL1}	—	8	—	16	MHz
B _{WTX-PKG-PLL2}	Tx PLL bandwidth corresponding to PKG _{TX-PLL2}	—	5	—	16	MHz
P _{KGTX-PLL1}	Tx PLL Peaking corresponding to PKG _{TX-PLL1}	—	—	—	3	dB
P _{KGTX-PLL2}	Tx PLL Peaking corresponding to PKG _{TX-PLL2}	—	—	—	1	dB
V _{TX-DIFF-PP}	Differential p-p Tx voltage swing	—	0.8	—	1.2	V, p-p
V _{TX-DIFF-PP-LOW}	Low power differential p-p Tx voltage swing	—	0.4	—	1.2	V, p-p
V _{TX-DE-RATIO-3.5dB}	Tx de-emphasis level ratio at 3.5dB	—	3	—	4	dB
V _{TX-DE-RATIO-6dB}	Tx de-emphasis level ratio at 6dB	—	5.5	—	6.5	dB
T _{MIN-PULSE}	Instantaneous lone pulse width	—	0.9	—	—	UI
T _{TX-RISE-FALL}	Transmitter rise and fall time	—	—	—	—	UI
T _{TX-EYE}	Transmitter Eye, including all jitter sources	—	0.75	—	—	UI
T _{TX-DJ}	Tx deterministic jitter > 1.5 MHz	—	—	—	0.15	UI
T _{TX-RJ}	Tx RMS jitter < 1.5 MHz	—	—	—	3	ps, RMS
T _{RF-MISMATCH}	Tx rise/fall time mismatch	—	—	—	0.1	UI
R _{LTX-DIFF}	Tx Differential Return Loss, including package and silicon	50 MHz < freq < 1.25 GHz	10	—	—	dB
		1.25 GHz < freq < 2.5 GHz	8	—	—	dB
R _{LTX-CM}	Tx Common Mode Return Loss, including package and silicon	50 MHz < freq < 2.5 GHz	6	—	—	dB
Z _{TX-DIFF-DC}	DC differential Impedance	—	—	—	120	Ω
V _{TX-CM-AC-PP}	Tx AC peak common mode voltage, peak-peak	—	—	—	150	mV, p-p
I _{TX-SHORT}	Transmitter short-circuit current	—	—	—	90	mA
V _{TX-DC-CM}	Transmitter DC common-mode voltage	—	0	—	1.2	V
V _{TX-IDLE-DIFF-DC}	Electrical Idle Output DC voltage	—	0	—	5	mV
V _{TX-IDLE-DIFF-AC-p}	Electrical Idle Differential Output peak voltage	—	—	—	20	mV
V _{TX-RCV-DETECT}	Voltage change allowed during Receiver Detect	—	—	—	600	mV
T _{TX-IDLE-MIN}	Min. time in Electrical Idle	—	20	—	—	ns
T _{TX-IDLE-SET-TO-IDLE}	Max. time from Electrical Idle Order Set to valid Electrical Idle	—	—	—	8	ns

Symbol	Description	Test Conditions	Min	Typ	Max	Unit
T _{TX-IDLE-TO-DIFF-DATA}	Max. time from Electrical Idle to valid differential output	—	—	—	8	ns
L _{TX-SKEW}	Lane-to-lane output skew	—	—	—	500 + 4 UI	ps
Receiver²						
UI	Unit Interval	—	199.94	200	200.06	ps
V _{RX-DIFF-PP}	Differential Rx peak-peak voltage	—	0.34 ³	—	1.2	V, p-p
T _{RX-RJ-RMS}	Receiver random jitter tolerance (RMS)	1.5 MHz – 100 MHz Random noise	—	—	4.2	ps, RMS
T _{RX-DJ}	Receiver deterministic jitter tolerance	—	—	—	88	ps
R _{LRX-DIFF}	Receiver differential Return Loss, package plus silicon	50 MHz < freq < 1.25 GHz	10	—	—	dB
		1.25 GHz < freq < 2.5 GHz	8	—	—	dB
R _{LRX-CM}	Receiver common mode Return Loss, package plus silicon	—	6	—	—	dB
Z _{RX-DC}	Receiver DC single ended impedance	—	40	—	60	Ω
Z _{RX-HIGH-IMP-DC}	Receiver DC single ended impedance when powered down	—	200k	—	—	Ω
V _{RX-CM-AC-P³}	Rx AC peak common mode voltage	—	—	—	150	mV, peak
V _{RX-IDLE-DET-DIFF-PP}	Electrical Idle Detect Threshold	—	65	—	340 ³	mv, pp
L _{RX-SKEW}	Receiver lane-lane skew	—	—	—	8	ns

Notes:

1. Refer to PCI Express Base Specification Revision 4.0 Table 8-7 and 8-8 test conditions and requirements for respective parameters.
2. Refer to PCI Express Base Specification Revision 4.0 Table 8-11 test conditions and requirements for respective parameters.
3. Spec compliant requirement.

2.18.3. PCIe (8 Gbps)

Table 2.34. PCIe (8 Gbps)

Symbol	Description	Test Conditions	Min	Typ	Max	Unit
Transmitter¹						
UI	Unit Interval	—	124.9625	125	125.0375	ps
B _{WTX-PKG-PLL1}	Tx PLL bandwidth corresponding to PKG _{TX-PLL1}	—	2.0	—	4.0	MHz
B _{WTX-PKG-PLL2}	Tx PLL bandwidth corresponding to PKG _{TX-PLL2}	—	2.0	—	5.0	MHz
P _{KGTX-PLL1}	Tx PLL Peaking corresponding to PKG _{TX-PLL1}	—	—	—	2.0	dB
P _{KGTX-PLL2}	Tx PLL Peaking corresponding to PKG _{TX-PLL2}	—	—	—	1.0	dB
V _{TX-DIFF-PP}	Differential p-p Tx voltage swing	—	0.8	—	1.3	V, p-p
V _{TX-DIFF-PP-LOW}	Low power differential p-p Tx voltage swing	—	0.4	—	1.3	V, p-p
V _{TX-EIEOS-FS}	Minimum voltage swing during EIEOS for full swing signaling	—	0.250	—	—	V, p-p

Symbol	Description	Test Conditions	Min	Typ	Max	Unit
$V_{TX-EIEOS-RS}$	Minimum voltage swing during EIEOS for reduced swing signaling	—	0.232	—	—	V, p-p
$ps21_{TX-ROOT-DEVICE}$	Pseudo package loss of a device containing root ports	—	—	—	3.0	dB
$ps21_{TX-NON-ROOT-DEVICE}$	Pseudo package loss of a device not containing root ports	—	—	—	3.0	dB
$V_{TX-BOOST-FS}$	Maximum nominal Tx boost ratio for full swing	Nominal boost beyond 8.0 dB is limited to guarantee that ps21TX limits are satisfied	—	8.0	—	dB
$V_{TX-BOOST-RS}$	Maximum nominal Tx boost ratio for reduced swing	—	—	2.5	—	dB
$EQ_{TX-COEFF-RES}$	Tx Coefficient resolution	—	1/63	—	1/24	N/A
TX_{TX-UTJ}	Tx uncorrelated total jitter	Refer to Section 8.3.5.8 of the PCIe 4.0 Base Specification for details	—	—	31.25	ps PP at 10-12 BER
$TX_{TX-UTJ-SRIS}$	Tx uncorrelated total jitter when testing for the IR clock mode with SSC	Refer to Section 8.3.5.8 of the PCIe 4.0 Base Specification for details	—	—	33.83	ps PP at 10-12 BER
$TX_{TX-UDJDD}$	Tx uncorrelated Dj for non-embedded Refclk	Refer to Section 8.3.5.8 of the PCIe 4.0 Base Specification for details	—	—	12	ps PP
$TX_{TX-UPW-TJ}$	Total uncorrelated pulse width jitter	Refer to Section 8.3.5.9 of the PCIe 4.0 Base Specification for details	—	—	24	ps PP at 10-12 BER
$TX_{TX-UPWDJDD}$	Deterministic DjDD uncorrelated pulse width jitter	Refer to Section 8.3.5.9 of the PCIe 4.0 Base Specification for details	—	—	10	ps PP
TX_{TX-RJ}	Tx Random jitter	Informative parameter only. Range of Rj possible with zero to maximum allowed $TX_{TX-UDJDD}$	1.4	—	2.2	ps RMS
$L_{TX-SKEW}$	Lane-to-Lane Output Skew	Between any two Lanes within a single Transmitter	—	—	1.5	ns
$R_{LTX-DIFF}$	Tx Differential Return Loss, including package and silicon	50 MHz < freq < 1.25 GHz	–10	—	—	dB
		1.25 GHz < freq < 2.5 GHz	–8	—	—	dB
		2.5 GHz < freq < 4.0 GHz	–6	—	—	dB
R_{LTX-CM}	Tx Common Mode Return Loss, including package and silicon	50 MHz < freq < 2.5 GHz	–6	—	—	dB
		2.5 GHz < freq < 4.0 GHz	–3	—	—	dB
$Z_{TX-DIFF-DC}$	DC differential Impedance	—	—	—	120	Ω
$V_{TX-AC-CM-PP}$	Tx AC peak common mode voltage, peak-peak	—	—	—	150	mV, p-p
$I_{TX-SHORT}$	Transmitter short-circuit current	—	—	—	90	mA
$V_{TX-DC-CM}$	Transmitter DC common-mode voltage	—	0	—	1.2	V
$V_{TX-IDLE-DIFF-DC}$	Electrical Idle Output DC voltage	—	0	—	5	mV
$V_{TX-IDLE-DIFF-AC-p}$	Electrical Idle Differential Output peak voltage	—	0	—	20	mV

Symbol	Description	Test Conditions	Min	Typ	Max	Unit
V _{TX-RCV-DETECT}	Voltage change allowed during Receiver Detect	—	—	—	600	mV
T _{TX-IDLE-MIN}	Min. time in Electrical Idle	—	20	—	—	ns
T _{TX-IDLE-SET-TO-IDLE}	Max. time from Electrical Idle Order Set to valid Electrical Idle	—	—	—	8	ns
T _{TX-IDLE-TO-DIFF-DATA}	Max. time from Electrical Idle to valid differential output	—	—	—	8	ns
Receiver²						
UI	Unit Interval	—	124.9625	125	125.0375	ps
BW _{RX-PKG-PLL1}	Rx PLL bandwidth corresponding to PKG _{RX-PLL1}	—	2.0	—	4.0	MHz
BW _{RX-PKG-PLL2}	Rx PLL bandwidth corresponding to PKG _{RX-PLL2}	—	2.0	—	5.0	MHz
PKG _{RX-PLL1}	Maximum Rx PLL peaking corresponding to BW _{RX-PKG-PLL1}	—	—	2.0	—	dB
PKG _{RX-PLL2}	Maximum Rx PLL peaking corresponding to BW _{RX-PKG-PLL2}	—	—	1.0	—	dB
T _{RX-JTOL-BP-MASK}	JTOL Bandpass Masks (Optional)	Sin sweeps with DJ & RJ	—	0 error in 3e9	—	BER
T _{RX-EYE-STRESS}	RX input stress test (Amplitude and Jitter stress tolerance)	—	—	0 error in 1e12	—	BER
RL _{RX-DIFF}	Receiver differential Return Loss, package plus silicon	50 MHz < freq < 1.25 GHz	10	—	—	dB
		1.25 GHz < freq < 2.5 GHz	8	—	—	dB
		2.5 GHz < freq < 4 GHz	5	—	—	dB
RL _{RX-CM}	Receiver common mode Return Loss, package plus silicon	50 MHz < freq < 2.5 GHz	6	—	—	dB
		2.5 GHz < freq <= 4 GHz	5	—	—	dB
RX _{GND-FLOAT}	Rx termination float time	—	—	—	500	ns
V _{RX-CM-AC-P}	Rx AC common mode voltage	Measured at Rx pins into a pair of 50Ω terminations to ground	—	—	75 for EH < 100mVPP 125 for EH >= 100 mVPP	mV, peak
Z _{RX-HIGH-IMP-DC-POS}	DC input CM input impedance for V >= 0 during reset or power-down	Voltage measured with respect to ground	10 (0-200 mV) 20 (> 200 mV)	—	—	kΩ
Z _{RX-HIGH-IMP-DC-NEG}	DC input CM input impedance for V < 0 during reset or power-down	—	1.0	—	—	kΩ
V _{RX-IDLE-DET-DIFF-PP}	Electrical Idle Detect Threshold	—	65	—	175 ³	mv, pp
T _{RX-IDLE-DET-DIFF-ENTERTIME}	Unexpected Electrical Idle Enter Detect Threshold Integration Time	—	—	—	10	ms
L _{RX-SKEW}	Receiver –lane-lane skew	—	—	—	6	ns

Notes:

1. Refer to PCI Express Base Specification Revision 4.0 Table 8-7 and 8-8 test conditions and requirements for respective parameters.

2. Refer to PCI Express Base Specification Revision 4.0 Table 8-11 test conditions and requirements for respective parameters.

2.18.4. PCIe (16 Gbps)

Table 2.35. PCIe (16 Gbps)

Symbol	Description	Test Conditions	Min	Typ	Max	Unit
Transmitter¹						
UI	Unit Interval	—	62.48125	62.5	62.51875	ps
B _{WTX-PKG-PLL1}	Tx PLL bandwidth corresponding to PKG _{TX-PLL1}	—	2.0	—	4.0	MHz
B _{WTX-PKG-PLL2}	Tx PLL bandwidth corresponding to PKG _{TX-PLL2}	—	2.0	—	5.0	MHz
P _{KGTX-PLL1}	Tx PLL Peaking corresponding to PKG _{TX-PLL1}	—	—	—	2.0	dB
P _{KGTX-PLL2}	Tx PLL Peaking corresponding to PKG _{TX-PLL2}	—	—	—	1.0	dB
V _{TX-DIFF-PP}	Differential p-p Tx voltage swing	—	0.8	—	1.3	V, p-p
V _{TX-DIFF-PP-LOW}	Low power differential p-p Tx voltage swing	—	0.4	—	1.3	V, p-p
V _{TX-EIEOS-FS}	Minimum voltage swing during EIEOS for full swing signaling	—	0.250	—	—	V, p-p
V _{TX-EIEOS-RS}	Minimum voltage swing during EIEOS for reduced swing signaling	—	0.232	—	—	V, p-p
ps _{21TX-ROOT-DEVICE}	Pseudo package loss of a device containing root ports	—	—	—	3.0	dB
ps _{21TX-NON-ROOT-DEVICE}	Pseudo package loss of a device not containing root ports	—	—	—	3.0	dB
V _{TX-BOOST-FS}	Maximum nominal Tx boost ratio for full swing	Nominal boost beyond 8.0 dB is limited to guarantee that ps _{21TX} limits are satisfied	—	8.0	—	dB
V _{TX-BOOST-RS}	Maximum nominal Tx boost ratio for reduced swing	—	—	2.5	—	dB
EQ _{TX-COEFF-RES}	Tx Coefficient resolution	—	1/63	—	1/24	N/A
TX _{TX-UTJ}	Tx uncorrelated total jitter	Refer to Section 8.3.5.8 of the PCIe 4.0 Base Specification for details	—	—	12.5	ps PP at 10-12 BER
TX _{TX-UTJ-SRIS}	Tx uncorrelated total jitter when testing for the IR clock mode with SSC	Refer to Section 8.3.5.8 of the PCIe 4.0 Base Specification for details	—	—	15.85	ps PP at 10-12 BER
TX _{TX-UDJDD}	Tx uncorrelated Dj for non-embedded Refclk	Refer to Section 8.3.5.8 of the PCIe 4.0 Base Specification for details	—	—	6.25	ps PP
TX _{TX-UPW-TJ}	Total uncorrelated pulse width jitter	Refer to Section 8.3.5.9 of the PCIe 4.0 Base Specification for details	—	—	12.5	ps PP at 10-12 BER
TX _{TX-UPWDJDD}	Deterministic DjDD uncorrelated pulse width jitter	Refer to Section 8.3.5.9 of the PCIe 4.0 Base Specification for details	—	—	5	ps PP

Symbol	Description	Test Conditions	Min	Typ	Max	Unit
TX_{TX-RJ}	Tx Random jitter	Informative parameter only. Range of Rj possible with zero to maximum allowed $TX_{TX-UDJDD}$	0.45	—	0.89	ps RMS
$L_{TX-SKEW}$	Lane-to-Lane Output Skew	Between any two Lanes within a single Transmitter.	—	—	1.25	ns
$R_{LTX-DIFF}$	Tx Differential Return Loss, including package and silicon	50 MHz < freq < 1.25 GHz	–10	—	—	dB
		1.25 GHz < freq < 2.5 GHz	–8	—	—	dB
		2.5 GHz < freq < 8.0 GHz	–6	—	—	dB
R_{LTX-CM}	Tx Common Mode Return Loss, including package and silicon	50 MHz < freq < 2.5 GHz	–6	—	—	dB
		2.5 GHz < freq < 8.0 GHz	–3	—	—	dB
$Z_{TX-DIFF-DC}$	DC differential Impedance	—	—	—	120	Ω
$V_{TX-AC-CM-PP}$	Tx AC peak common mode voltage, peak-peak	—	—	—	150	mV, p-p
$I_{TX-SHORT}$	Transmitter short-circuit current	—	—	—	90	mA
$V_{TX-DC-CM}$	Transmitter DC common-mode voltage	—	0	—	1.2	V
$V_{TX-IDLE-DIFF-DC}$	Electrical Idle Output DC voltage	—	0	—	5	mV
$V_{TX-IDLE-DIFF-AC-p}$	Electrical Idle Differential Output peak voltage	—	0	—	20	mV
$V_{TX-RCV-DETECT}$	Voltage change allowed during Receiver Detect	—	—	—	600	mV
$T_{TX-IDLE-MIN}$	Min. time in Electrical Idle	—	20	—	—	ns
$T_{TX-IDLE-SET-TO-IDLE}$	Max. time from Electrical Idle Order Set to valid Electrical Idle	—	—	—	8	ns
$T_{TX-IDLE-TO-DIFF-DATA}$	Max. time from Electrical Idle to valid differential output	—	—	—	8	s
Receiver²						
UI	Unit Interval	—	62.48125	62.5	62.51875	ps
$BW_{RX-PKG-PLL1}$	Rx PLL bandwidth corresponding to $PKG_{RX-PLL1}$	—	2.0	—	4.0	MHz
$BW_{RX-PKG-PLL2}$	Rx PLL bandwidth corresponding to $PKG_{RX-PLL2}$	—	2.0	—	5.0	MHz
$PKG_{RX-PLL1}$	Maximum Rx PLL peaking corresponding to $BW_{RX-PKG-PLL1}$	—	—	2.0	—	dB
$PKG_{RX-PLL2}$	Maximum Rx PLL peaking corresponding to $BW_{RX-PKG-PLL2}$	—	—	1.0	—	dB
$T_{RX-JTOL-BP-MASK}$	JTOL Bandpass Masks (Optional)	Sin sweeps with DJ & RJ	—	0 error in 3e9	—	BER
$T_{RX-EYE-STRESS}$	RX input stress test (Amplitude and Jitter stress tolerance)	—	—	0 error in 1e12	—	BER
$RL_{RX-DIFF}$	Receiver differential Return Loss, package plus silicon	50 MHz < freq < 1.25 GHz	10	—	—	dB
		1.25 GHz < freq < 2.5 GHz	8	—	—	dB
		2.5 GHz < freq < 4 GHz	5	—	—	dB
RL_{RX-CM}	Receiver common mode Return Loss, package plus silicon	50 MHz < freq < 2.5 GHz	6	—	—	dB
		2.5 GHz < freq <= 4 GHz	5	—	—	dB
$RX_{GND-FLOAT}$	Rx termination float time	—	—	—	500	Ns

Symbol	Description	Test Conditions	Min	Typ	Max	Unit
$V_{RX-CM-AC-P}$	Rx AC common mode voltage	Measured at Rx pins into a pair of 50Ω terminations to ground	—	—	75 for EH < 100mVPP 125 for EH ≥ 100 mVPP	mV, peak
$Z_{RX-HIGH-IMP-DC-POS}$	DC input CM input impedance for $V \geq 0$ during reset or power-down	Voltage measured with respect to ground	10 (0-200 mV) 20 (> 200 mV)	—	—	kΩ
$Z_{RX-HIGH-IMP-DC-NEG}$	DC input CM input impedance for $V < 0$ during reset or power-down	—	1.0	—	—	kΩ
$V_{RX-IDLE-DET-DIFF-PP}$	Electrical Idle Detect Threshold	—	65	—	175 ³	mv, pp
$T_{RX-IDLE-DET-DIFF-ENTERTIME}$	Unexpected Electrical Idle Enter Detect Threshold Integration Time	—	—	—	10	ms
$L_{RX-SKEW}$	Receiver –lane-lane skew	—	—	—	5	ns

Notes:

1. Refer to PCI Express Base Specification Revision 4.0 Table 8-7 and 8-8 test conditions and requirements for respective parameters.
2. Refer to PCI Express Base Specification Revision 4.0 Table 8-11 test conditions and requirements for respective parameters.

2.18.5. PCIe Reference Clock Requirements

Table 2.36. PCIe REFCLK DC Specifications and AC Timing Requirements

Symbol	Description	100 MHz Input		Unit
		Min	Max	
Rising Edge Rate	Rising Edge Rate	0.6	4.0	V/ns
Falling Edge Rate	Falling Edge Rate	0.6	4.0	V/ns
V_{IH}	Differential Input High Voltage	+150	—	mV
V_{IL}	Differential Input Low Voltage	—	–150	mV
V_{CROSS}	Absolute crossing point voltage	+250	+550	mV
$V_{CROSS\ DELTA}$	Variation of V_{CROSS} over all rising clock edges	—	+140	mV
V_{RB}	Ring-back Voltage Margin	–100	+100	mV
T_{STABLE}	Time before V_{RB} is allowed	500	—	ps
$T_{PERIOD\ AVG}$	Average Clock Period Accuracy	–300	+2800	ppm
$T_{CCJITTER}$	Cycle to Cycle Jitter	—	150	ps
V_{MAX}	Absolute Max input voltage	—	+1.15	V
V_{MIN}	Absolute Min input voltage	—	–0.3	V
Duty Cycle	Duty Cycle	40	60	%
Rise-Fall Matching	Rising edge rate (REFCLK+) to falling edge rate (REFCLK-) matching	—	20	%
Z_{DC}	Clock source DC impedance	40	60	Ω

Note: For additional information, refer to the PCI Express Base Specification 4.0 section 8.6.2 REFCLK AC Specifications.

2.19. sysCONFIG Port Timing Specifications

Table 2.37. Nexus 2 sysCONFIG Port Timing Specifications

Symbol	Parameter	Device	Min	Typ	Max	Unit
Controller SPI POR/REFRESH Timing						
t_{ICFG}	REFRESH command executed, to the rising edge of INITN	—	—	—	500	μ s
t_{VMC_MASTER}	Time from rising edge of INITN to the valid Controller MCLK	—	—	—	20	μ s
f_{MCLK_DEF}	Default MCLK frequency (Before MCLK frequency selection in bitstream)	—	—	3.5	—	MHz
t_{ICFG_POR}	Time during POR, from VCC, VCCAUX, VCCIO0, or VCCIO1 (whichever is the last) pass POR trip voltage, to the rising edge if INITN	—	—	—	100	ms
Target SPI POR						
$t_{CFGMODE_INH}$	Time during POR, from VCC, VCCAUX, VCCIO0 or VCCIO1 (whichever is the last) pass POR trip voltage, to pull CFGMODE LOW to prevent entering MSPI mode	—	—	—	2.5	ms
PROGRAMN Configuration Timing						
$t_{PROGRAMN}$	PROGRAMN LOW pulse accepted	—	1500	—	—	ns
$t_{PROGRAMN_RJ}$	PROGRAMN LOW pulse rejected	—	—	—	25	ns
t_{INIT_LOW}	PROGRAMN LOW to INITN LOW	—	—	—	10	ns
t_{INIT_HIGH}	PROGRAMN LOW to INITN HIGH	—	—	—	300	μ s
t_{DONE_LOW}	PROGRAMN LOW to DONE LOW	—	—	—	10	μ s
$t_{DONE_HIGH}^1$	PROGRAMN HIGH to DONE HIGH	—	—	—	700	s
t_{IODISS}	PROGRAMN LOW to I/O Disabled	—	—	—	25	ns
Controller SPI						
f_{MCLK}	Max selected MCLK output frequency	—	—	160	—	MHz
f_{MCLK_TOL}	Frequency tolerance of Selected MCL output frequency.	—	–10	—	+10	%
f_{MCLK_DC}	MCLK output clock duty cycle	—	40	—	60	%
t_{MCLKH}	MCLK output clock pulse width HIGH	—	3.5	—	—	ns
t_{MCLKL}	MCLK output clock pulse width LOW	—	3.5	—	—	ns
t_{SU_MSI}	MSI to MCLK setup time	—	3	—	—	ns
t_{HD_MSI}	MSI to MCLK hold time	—	0.5	—	—	ns
t_{CO_MSO}	MCLK to MSO delay	—	—	—	6	ns
Target SPI						
f_{SCLK}	SCLK input clock frequency	—	—	—	180	MHz
t_{SCLKH}	SCLK input clock pulse width HIGH	—	3	—	—	ns
t_{SCLKL}	SCLK input clock pulse width LOW	—	3	—	—	ns
t_{VMC_SLAVE}	Time from rising edge of INITN to target SCLK driven	—	50	—	—	ns
t_{SCLK_DC}	SCLK input clock duty cycle	—	40	—	60	%
t_{SU_SSI}	SSI to SCLK setup time	—	2.5	—	—	ns
t_{HD_SSI}	SSI to SCLK hold time	—	2	—	—	ns

Symbol	Parameter	Device	Min	Typ	Max	Unit
t_{CO_SSO}	SCLK falling edge to valid SSO output	—	—	—	8	ns
t_{EN_SSO}	SCLK falling edge to SSO output enabled	—	—	—	8	ns
t_{DIS_SSO}	SCLK falling edge to SSO output disabled	—	—	—	8	ns
t_{HIGH_SCSN}	SCSN HIGH time	—	5	—	—	ns
t_{SU_SCSN}	SCSN to SCLK setup time	—	2.5	—	—	ns
t_{HD_SCSN}	SCSN to SCLK hold time	—	2	—	—	ns
Wake-Up Timing						
$t_{WAKEUP_DONE_HIGH}^1$	Last configuration clock cycle to DONE going HIGH	—	—	—	60	μ s
$t_{FIO_EN}^1$	User I/O enabled in Early I/O Mode (from the first Config clock to Early I/O Active)	LN2-CT-06/10/16/20	—	—	166700	cycle
$t_{IOEN_DONE_HIGH}^1$	User I/O enabled to DONE pin HIGH	—	—	—	20	μ s
t_{MCLKZ}^2	Controller MCLK to Hi-Z	—	—	—	2.5	μ s

Notes:

1. Based on LN2-CT uncompressed/unauthenticated/100 MHz x1 MCLK timing. Other permutations result in different values.
2. Measure using LVCMOS18, default MCLK frequency, slow slew rate.




Figure 2.14. Controller SPI POR/REFRESH Timing




Figure 2.15. Target SPI POR/REFRESH Timing




Figure 2.16. Controller SPI PROGRAMN Timing




Figure 2.17. Target SPI PROGRAMN Timing




Figure 2.18. Controller SPI Configuration Timing




Figure 2.19. Target SPI Configuration Timing




Figure 2.20. Controller SPI Wake-Up Timing



Table 2.38. JTAG Port Timing Specifications

Note:

1. Based on default I/O setting of slow slew rate.





Figure 2.22. JTAG Port Timing Waveforms

2.21. Switching Test Conditions

Figure 2.23 shows the output test load that is used for AC testing. The specific values for resistance, capacitance, voltage, and other test conditions are listed in Table 2.39.



*CL Includes Test Fixture and Probe Capacitance

Figure 2.23. Output Test Load, LVTTTL and LVCMOS Standards

Table 2.39. Test Fixture Required Components, Non-Terminated Interfaces

Test Condition	R ₁	R ₂	C _L	Timing Ref.	V _T
LVTTTL and other LVCMOS settings (L ≥ H, H ≥ L)	∞	∞	0 pF	LVCMOS 3.3 = 1.5 V	—
				LVCMOS 2.5 = V _{CCIO} /2	—
				LVCMOS 1.8 = V _{CCIO} /2	—
				LVCMOS 1.5 = V _{CCIO} /2	—
				LVCMOS 1.2 = V _{CCIO} /2	—
LVCMOS 2.5 I/O (Z ≥ H)	∞	1 MΩ	0 pF	V _{CCIO} /2	—
LVCMOS 2.5 I/O (Z ≥ L)	1 MΩ	∞	0 pF	V _{CCIO} /2	V _{CCIO}
LVCMOS 2.5 I/O (H ≥ Z)	∞	100	0 pF	V _{OH} – 0.10	—
LVCMOS 2.5 I/O (L ≥ Z)	100	∞	0 pF	V _{OL} + 0.10	V _{CCIO}

Note: Output test conditions for all other interfaces are determined by the respective standards.

References

[Lattice Nexus 2](#) web page

A variety of technical documents for the Lattice Nexus 2 platform are available.

- [Lattice Nexus 2 Platform Data Sheet – Overview \(FPGA-DS-02122\)](#)
- [Lattice Nexus 2 Configuration Security User Guide \(FPGA-TN-02369\)](#)
- [Lattice Nexus 2 Embedded Memory User Guide \(FPGA-TN-02366\)](#)
- [Lattice Nexus 2 Device Security User Guide \(FPGA-TN-02368\)](#)
- [Lattice Nexus 2 Hardware Checklist \(FPGA-TN-02382\)](#)
- [Lattice Nexus 2 High-Speed I/O and External Memory Interface User Guide \(FPGA-TN-02372\)](#)
- [Lattice Nexus 2 Multi-Boot User Guide \(FPGA-TN-02385\)](#)
- [Lattice Nexus 2 Power User Guide \(FPGA-TN-02381\)](#)
- [Lattice Nexus 2 sysCLOCK PLL Design and User Guide \(FPGA-TN-02364\)](#)
- [Lattice Nexus 2 sysCONFIG User Guide \(FPGA-TN-02370\)](#)
- [Lattice Nexus 2 sysDSP User Guide \(FPGA-TN-02362\)](#)
- [Lattice Nexus 2 sysI/O User Guide \(FPGA-TN-02365\)](#)
- [Lattice Memory Mapped Interface and Lattice Interrupt Interface User Guide \(FPGA-UG-02039\)](#)
- [High-Speed PCB Design Considerations \(FPGA-TN-02178\)](#)
- [sub-LVDS Signaling Using Lattice Devices \(FPGA-TN-02028\)](#)
- [Thermal Management \(FPGA-TN-02044\)](#)
- [Using TraceID \(FPGA-TN-02084\)](#)

For more information on Lattice Nexus 2-related IP, reference designs, and board documents, refer to the following pages:

- [SGMII and Gb Ethernet PCS IP Core – Lattice Radiant Software \(FPGA-IPUG-02077\)](#)
- [IP and Reference Designs for Nexus 2](#)
- [Development Kits and Boards for Nexus 2](#)

For further information on interface standards refer to the following websites:

- JEDEC Standards (LVTTTL, LVCMOS, SSTL) – www.jedec.org
- PCI – www.pcisig.com

Other references:

- [Lattice Insights](#) for Lattice Semiconductor training courses and learning plans
- [Lattice Radiant](#) FPGA design software

Technical Support Assistance

Submit a technical support case through www.latticesemi.com/techsupport.

For frequently asked questions, refer to the Lattice Answer Database at <https://www.latticesemi.com/Support/AnswerDatabase>.

Revision History

Revision 0.72, July 2025

Section	Change Summary
All	Hid all the -MH occurrences.
Introduction	Table 1.1. Specification Status for Nexus 2 Devices: Changed Package LFG672 to LFG676.
DC and Switching Characteristics	- Updated table captions removing <i>Nexus 2-MH devices</i> globally. Table 2.2. Recommended Operating Conditions for Nexus 2-CT Devices1, 2, 3: - added $V_{CCIO} = 1.5\text{ V}$ condition and its related data to V_{CCIO} symbol; - removed data rate > 16 Gbps and its related data from $V_{CCA_MPQ0, 1, 2, 3, 4, 5, 6}$ and $V_{CCH_MPQ0, 1, 2, 3, 4, 5, 6}$ symbols. Table 2.4. On-Chip Termination Options for Input Modes: - updated the Single-Ended Termination Resistor column header to the current; - newly added note 3, 4, and 5. SubLVDS (Input Only) section: updated the Max value to 0.9 for V_{ICM} parameter. Differential SSTL135D (Output Only) section: Removed <i>Differential SSTL is used for differential clock in DDR3L memory interface</i> from the description. Differential HSUL12D (Output Only) section: Removed <i>Differential SSTL is used for differential clock in DDR3L memory interface</i> from the description. Table 2.29. Nexus 2 External Switching Characteristics ($V_{CC} = 0.82\text{ V}$): Removed LPDDR3 parameter and its related information. Table 2.31. Internal Oscillators ($V_{CCA} = 0.8\text{ V}$, $V_{CCauxa} = 1.8\text{ V}$): Removed <i>Duty Cycle (Clock High Period) E70B</i> and related information from DCH_{CLKHF} symbol. Table 2.38. JTAG Port Timing Specifications: Removed the original Note 2 <i>For E70B device JTAG-to-MSPI bridge operation, TCK fMAX is limited to 1.5 MHz max</i> and its reference from the table.
References	Corrected document number of <i>Lattice Nexus 2 Hardware Checklist</i> to FPGA-TN-02382.

Revision 0.71, November 2024

Section	Change Summary
All	Changed the product platform from Khronos to Nexus 2.
Introduction	- Updated device part name to Certus-N2 and the part name to LN2- in Table 1.1. Specification Status for Nexus 2 Devices. - Removed Mach-KH devices from Table 1.1. Specification Status for Nexus 2 Devices.
DC and Switching Characteristics	- Updated all the data in Table 2.25. Pin-to-Pin Performance. - Updated all the data in Table 2.26. Register-to-Register Performance and its Note 3 adding LN2 related information. - Table 2.37. Nexus 2 sysCONFIG Port Timing Specifications: - updated all the data; - updated LKH-CT to LN2-CT devices; - removed LKH-MH device.

Revision 0.70, August 2024

Section	Change Summary
All	Initial Advance release.



www.latticesemi.com