

# **MachXO5-NX Family Root-of-Trust Devices**

# **Data Sheet**

FPGA-DS-02120-1.2

October 2025



#### **Disclaimers**

Lattice makes no warranty, representation, or guarantee regarding the accuracy of information contained in this document or the suitability of its products for any particular purpose. All information herein is provided AS IS, with all faults, and all associated risk is the responsibility entirely of the Buyer. The information provided herein is for informational purposes only and may contain technical inaccuracies or omissions, and may be otherwise rendered inaccurate for many reasons, and Lattice assumes no obligation to update or otherwise correct or revise this information. Products sold by Lattice have been subject to limited testing and it is the Buyer's responsibility to independently determine the suitability of any products and to test and verify the same. LATTICE PRODUCTS AND SERVICES ARE NOT DESIGNED, MANUFACTURED, OR TESTED FOR USE IN LIFE OR SAFETY CRITICAL SYSTEMS, HAZARDOUS ENVIRONMENTS, OR ANY OTHER ENVIRONMENTS REQUIRING FAIL-SAFE PERFORMANCE, INCLUDING ANY APPLICATION IN WHICH THE FAILURE OF THE PRODUCT OR SERVICE COULD LEAD TO DEATH, PERSONAL INJURY, SEVERE PROPERTY DAMAGE OR ENVIRONMENTAL HARM (COLLECTIVELY, "HIGH-RISK USES"). FURTHER, BUYER MUST TAKE PRUDENT STEPS TO PROTECT AGAINST PRODUCT AND SERVICE FAILURES, INCLUDING PROVIDING APPROPRIATE REDUNDANCIES, FAIL-SAFE FEATURES, AND/OR SHUT-DOWN MECHANISMS. LATTICE EXPRESSLY DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY OF FITNESS OF THE PRODUCTS OR SERVICES FOR HIGH-RISK USES. The information provided in this document is proprietary to Lattice Semiconductor, and Lattice reserves the right to make any changes to the information in this document or to any products at any time without notice.



# **Contents**

C	ontents		3
Α	cronym	s in This Document	9
1.	Gen	eral Description	11
	1.1.	Features	12
2.	Arch	nitecture	15
	2.1.	Overview	15
	2.2.	PFU Blocks	17
	2.3.	Routing	21
	2.4.	Clocking Structure	21
	2.5.	SGMII TX/RX	29
	2.6.	sysMEM Memory	30
	2.7.	Large RAM	32
	2.8.	sysDSP	32
	2.9.	Programmable I/O (PIO)	36
	2.10.	Programmable I/O Cell (PIC)	36
	2.11.	DDR Memory Support	41
	2.12.	sysl/O Buffer	45
	2.13.	Analog Interface	49
	2.14.	IEEE 1149.1-Compliant Boundary Scan Testability	50
	2.15.	Device Configuration	50
	2.16.	Single Event Upset (SEU) Support	50
	2.17.	On-Chip Oscillator	51
	2.18.	User I <sup>2</sup> C IP	51
	2.19.	User Flash Memory (UFM)	52
	2.20.	Trace ID	52
	2.21.	Peripheral Component Interconnect Express (PCIe)	52
	2.22.	Cryptographic Engine	54
3.	DC a	and Switching Characteristics for LFMXO5-15D Commercial and Industrial	56
	3.1.	Absolute Maximum Ratings	56
	3.2.	Recommended Operating Conditions <sup>1, 2, 3</sup>	56
	3.3.	Power Supply Ramp Rates	57
	3.4.	Power up Sequence	57
	3.5.	On-Chip Programmable Termination	57
	3.6.	Hot Socketing Specifications	59
	3.7.	Programming/Erase Specifications	59
	3.8.	ESD Performance	59
	3.9.	DC Electrical Characteristics	60
	3.10.	Supply Currents	61
	3.11.	sysI/O Recommended Operating Conditions	
	3.12.	sysI/O Single-Ended DC Electrical Characteristics <sup>3</sup>	63
	3.13.	sysI/O Differential DC Electrical Characteristics	65
	3.14.	Maximum sysI/O Buffer Speed	74
	3.15.	Typical Building Block Function Performance	76
	3.16.	LMMI	
	3.17.	Derating Timing Tables	
	3.18.	External Switching Characteristics	77
	3.19.	sysCLOCK PLL Timing (V <sub>CC</sub> = 1.0 V)	86



3.20.	Internal Oscillators Characteristics	87
3.21.	User I <sup>2</sup> C Characteristics	87
3.22.	Analog-Digital Converter (ADC) Block Characteristics	88
3.23.	Comparator Block Characteristics	89
3.24.	Digital Temperature Readout Characteristics	89
3.25.	Hardened SGMII Receiver Characteristics	
3.26.	sysCONFIG Port Timing Specifications	90
3.27.	JTAG Port Timing Specifications	
3.28.	Switching Test Conditions	
4. DC	and Switching Characteristics for LFMXO5-20TD, LFMXO5-20TDQ, LFMXO5-30TD, LFMXO	
	MXO5-55TD, and LFMXO5-55TDQ Commercial and Industrial	
4.1.	Absolute Maximum Ratings	
4.2.	Recommended Operating Conditions <sup>1, 2, 3</sup>	
4.3.	Power Supply Ramp Rates	
4.4.	Power up Sequence	
4.5.	On-Chip Programmable Termination	
4.6.	Hot Socketing Specifications	
4.7.	Programming/Erase Specifications	
4.8.	ESD Performance	
4.9.	DC Electrical Characteristics	
4.10.	Supply Currents	
4.11.	sysI/O Recommended Operating Conditions	
4.12.	sysI/O Single-Ended DC Electrical Characteristics <sup>3</sup>	
4.13.	sysI/O Differential DC Electrical Characteristics	
4.14.	Maximum sysI/O Buffer Speed	
4.15.	Typical Building Block Function Performance	
4.16.	LMMI	
4.17.	Derating Timing Tables	
4.18.	External Switching Characteristics	
4.19.	sysCLOCK PLL Timing (V <sub>CC</sub> = 1.0 V)	
4.19.	Internal Oscillators Characteristics	
4.20.	User I <sup>2</sup> C Characteristics	
4.21.	Analog-Digital Converter (ADC) Block Characteristics	
	Comparator Block Characteristics	
4.23. 4.24.		
4.24. 4.25.	Digital Temperature Readout Characteristics	
	Hardened PCIe Characteristics	
4.26.	Hardened SGMII Receiver Characteristics	
4.27.	sysCONFIG Port Timing Specifications	
4.28.	JTAG Port Timing Specifications	
4.29.	Switching Test Conditionsout Information	
5.1.	Signal Descriptions	
5.2.	Pin Information Summary	
	dering Information	
6.1.	Part Number Description	
6.2.	Ordering Part Numbers	
	ces	
	al Support Assistance	
Revision	n History	152



# **Figures**

Figure 2.1. Simplified Block Diagram, LFMXO5-15D Device (Top Level)	16
Figure 2.2. Simplified Block Diagram, LFMXO5-55TD Device (Top Level)	16
Figure 2.3. PFU Diagram	
Figure 2.4. Slice Diagram	
Figure 2.5. Slice Configuration for LUT4 and LUT5	19
Figure 2.6. General Purpose PLL Diagram	22
Figure 2.7. Clocking for LFMXO5-15D Devices	23
Figure 2.8. Clocking for LFMXO5-55TD Devices	23
Figure 2.9. Edge Clock Sources per Bank	
Figure 2.10. DCS_CMUX Diagram for LFMXO5-15D Devices	
Figure 2.11. DCS_CMUX Diagram for LFMXO5-55TD Devices	26
Figure 2.12. DCS Waveforms	
Figure 2.13. DLLDEL Functional Diagram	28
Figure 2.14. DDRDLL Architecture for LFMXO5-15D Device	
Figure 2.15. DDRDLL Architecture for LFMXO5-55TD Device	
Figure 2.16. SGMII CDR IP	
Figure 2.17. Memory Core Reset	32
Figure 2.18. Comparison of General DSP and MachXO5-NX Approaches	
Figure 2.19. DSP Functional Block Diagram	
Figure 2.20. Group of Two High Performance Programmable I/O Cells	37
Figure 2.21. Wide Range Programmable I/O Cells	
Figure 2.22. Input Register Block for PIO on Top, Left, and Right Sides of the Device	
Figure 2.23. Input Register Block for PIO on Bottom Side of the Device	
Figure 2.24. Output Register Block on Top, Left, and Right Sides	
Figure 2.25. Output Register Block on Bottom Side	
Figure 2.26. Tri-state Register Block on Top, Left, and Right Sides	
Figure 2.27. Tri-state Register Block on Bottom Side	
Figure 2.28. DQS Grouping on the Bottom Edge	
Figure 2.29. DQS Control and Delay Block (DQSBUF)	
Figure 2.30. sysI/O Banking of LFMXO5-15D Devices	
Figure 2.31. sysI/O Banking of LFMXO5-55TD Devices	
Figure 2.32. PCIe Core	
Figure 2.33. PCIe Soft IP Wrapper	
Figure 2.34. Embedded Security Function Block (ESFB) Block Diagram	55
Figure 3.1. On-Chip Termination	
Figure 3.2. LVDS25E Output Termination Example	
Figure 3.3. SubLVDS Input Interface	
Figure 3.4. SubLVDS Output Interface	
Figure 3.5. SLVS Interface	
Figure 3.6. MIPI Interface	
Figure 3.7. Receiver RX.CLK.Centered Waveforms	
Figure 3.8. Receiver RX.CLK.Aligned and DDR Memory Input Waveforms	
Figure 3.9. Transmit TX.CLK.Centered and DDR Memory Output Waveforms	
Figure 3.10. Transmit TX.CLK.Aligned Waveforms	
Figure 3.11. DDRX71 Video Timing Waveforms	
Figure 3.12. Receiver DDRX71_RX Waveforms	
Figure 3.13. Transmitter DDRX71 TX Waveforms	85



Figure 3.14. PROGRAMN Timing	90
Figure 3.15. Configuration Error Notification	91
Figure 3.16. JTAG Port Timing Waveforms	92
Figure 3.17. Output Test Load, LVTTL and LVCMOS Standards	92
Figure 4.1. On-Chip Termination	
Figure 4.2. LVDS25E Output Termination Example	104
Figure 4.3. SubLVDS Input Interface	105
Figure 4.4. SubLVDS Output Interface	106
Figure 4.5. SLVS Interface	107
Figure 4.6. MIPI Interface	108
Figure 4.7. Receiver RX.CLK.Centered Waveforms	120
Figure 4.8. Receiver RX.CLK.Aligned and DDR Memory Input Waveforms	120
Figure 4.9. Transmit TX.CLK.Centered and DDR Memory Output Waveforms	
Figure 4.10. Transmit TX.CLK.Aligned Waveforms	
Figure 4.11. DDRX71 Video Timing Waveforms	
Figure 4.12. Receiver DDRX71 RX Waveforms	122
Figure 4.13. Transmitter DDRX71_TX Waveforms	123
Figure 4.14. PROGRAMN Timing	
Figure 4.15. Configuration Error Notification	
Figure 4.16. JTAG Port Timing Waveforms	
Figure 4.17. Output Test Load, LVTTL and LVCMOS Standards	
Figure 6.1. Top Marking Diagram	
Table 1.1. Specification Status for MachXO5-NX RoT Devices	13
Table 1.2. MachXO5-NX RoT Commercial/Industrial Family Selection Guide	
Table 2.1. Resources and Modes Available per Slice	
Table 2.2. Slice Signal Descriptions	
Table 2.3. Number of Slices Required to Implement Distributed RAM <sup>1</sup>	
Table 2.4. sysMEM Block Configurations	
Table 2.5. Maximum Number of Elements in a sysDSP block	
Table 2.6. Input Block Port Description	
Table 2.7. Output Block Port Description	
Table 2.8. Tri-state Block Port Description	
Table 2.9. DQSBUF Port List Description	
Table 2.10. Single-Ended I/O Standards	
Table 2.11. Differential I/O Standards	
Table 2.12. Single-Ended I/O Standards Supported on Various Sides	
Table 2.13. Differential I/O Standards Supported on Various Sides	
Table 2.14. Supported Security Features for Various RoT Devices	52
Table 3.1. Absolute Maximum Ratings	56
Table 3.2. Recommended Operating Conditions	
Table 3.3. Power Supply Ramp Rates	
Table 3.4. Power-On Reset	57
Table 3.5. On-Chip Termination Options for Input Modes	58
Table 3.6. Hot Socketing Specifications for GPIO	
Table 3.7. Programming/Erase Specifications <sup>1</sup>	59



Table 3.8. DC Electrical Characteristics – Wide Range (Over Recommended Operating Conditions)	60
Table 3.9. DC Electrical Characteristics – High Speed (Over Recommended Operating Conditions)	60
Table 3.10. Capacitors – Wide Range (Over Recommended Operating Conditions)	
Table 3.11. Capacitors – High Performance (Over Recommended Operating Conditions)	
Table 3.12. Single Ended Input Hysteresis – Wide Range (Over Recommended Operating Conditions)	
Table 3.13. Single Ended Input Hysteresis – High Performance (Over Recommended Operating Condition	
Table 3.14. sysI/O Recommended Operating Conditions	
Table 3.15. sysI/O DC Electrical Characteristics – Wide Range I/O (Over Recommended Operating Cond	
	-
Table 3.16. sysI/O DC Electrical Characteristics – High Performance I/O (Over Recommended Operating	
Conditions) <sup>3</sup>	-
Table 3.17. I/O Resistance Characteristics (Over Recommended Operating Conditions)	64
Table 3.18. VIN Maximum Overshoot/Undershoot Allowance – Wide Range <sup>1,2</sup>	
Table 3.19. VIN Maximum Overshoot/Undershoot Allowance – High Performance <sup>1,2</sup>	
Table 3.20. LVDS DC Electrical Characteristics (Over Recommended Operating Conditions) <sup>1</sup>	
Table 3.21. LVDS25E DC Conditions	
Table 3.22. SubLVDS Input DC Electrical Characteristics (Over Recommended Operating Conditions)	
Table 3.23. SubLVDS Output DC Electrical Characteristics (Over Recommended Operating Conditions)	
Table 3.24. SLVS Input DC Characteristics (Over Recommended Operating Conditions)	
Table 3.25. SLVS Output DC Characteristics (Over Recommended Operating Conditions)	
Table 3.26. Soft D-PHY Input Timing and Levels	
Table 3.27. Soft D-PHY Output Timing and Levels	
Table 3.28. Soft D-PHY Clock Signal Specification	
Table 3.29. Soft D-PHY Data-Clock Timing Specifications	
Table 3.30. Maximum I/O Buffer Speed <sup>1, 2, 3, 4, 7</sup>	
Table 3.31. Pin-to-Pin Performance <sup>1</sup>	
Table 3.32. Register-to-Register Performance <sup>1, 3, 4</sup>	
Table 3.33. LMMI F <sub>MAX</sub> Summary	
Table 3.34. External Switching Characteristics (V <sub>CC</sub> = 1.0 V)	
Table 3.35. sysCLOCK PLL Timing (V <sub>CC</sub> = 1.0 V)	
Table 3.36. Internal Oscillators (V <sub>CC</sub> = 1.0 V)	
Table 3.37. User I <sup>2</sup> C Specifications (V <sub>CC</sub> = 1.0 V)	
Table 3.38. ADC Specifications <sup>1</sup>	
Table 3.39. Comparator Specifications <sup>1</sup>	89
Table 3.40. DTR Specifications <sup>1, 2</sup>	
Table 3.41. SGMII Rx	
Table 3.42. sysCONFIG Port Timing Specifications	
Table 3.43. JTAG Port Timing Specifications	
Table 3.44. Test Fixture Required Components, Non-Terminated Interfaces <sup>1</sup>	
Table 4.1. Absolute Maximum Ratings	
Table 4.2. Recommended Operating Conditions	
Table 4.3. Power Supply Ramp Rates	
Table 4.4. Power-On Reset	
Table 4.5. On-Chip Termination Options for Input Modes	
Table 4.6. Hot Socketing Specifications for GPIO	
Table 4.7. Programming/Erase Specifications <sup>1</sup>	
Table 4.8. DC Electrical Characteristics – Wide Range (Over Recommended Operating Conditions)	
Table 4.9. DC Electrical Characteristics – High Speed (Over Recommended Operating Conditions)	
Table 4.10. Capacitors – Wide Range (Over Recommended Operating Conditions)	



Table 4.11. Capacitors – High Performance (Over Recommended Operating Conditions)	99
Table 4.12. Single Ended Input Hysteresis – Wide Range (Over Recommended Operating Conditions)	99
Table 4.13. Single Ended Input Hysteresis – High Performance (Over Recommended Operating Conditio	ns) 99
Table 4.14. sysI/O Recommended Operating Conditions	100
Table 4.15. sysI/O DC Electrical Characteristics – Wide Range I/O (Over Recommended Operating Condi	itions)
	101
Table 4.16. sysI/O DC Electrical Characteristics – High Performance I/O (Over Recommended Operating	I
Conditions) <sup>3</sup>	
Table 4.17. I/O Resistance Characteristics (Over Recommended Operating Conditions)	
Table 4.18. VIN Maximum Overshoot/Undershoot Allowance – Wide Range <sup>1,2</sup>	
Table 4.19. VIN Maximum Overshoot/Undershoot Allowance – High Performance <sup>1,2</sup>	
Table 4.20. LVDS DC Electrical Characteristics (Over Recommended Operating Conditions) <sup>1</sup>	
Table 4.21. LVDS25E DC Conditions	
Table 4.22. SubLVDS Input DC Electrical Characteristics (Over Recommended Operating Conditions)	
Table 4.23. SubLVDS Output DC Electrical Characteristics (Over Recommended Operating Conditions)	
Table 4.24. SLVS Input DC Characteristics (Over Recommended Operating Conditions)	
Table 4.25. SLVS Output DC Characteristics (Over Recommended Operating Conditions)	106
Table 4.26. Soft D-PHY Input Timing and Levels	108
Table 4.27. Soft D-PHY Output Timing and Levels	109
Table 4.28. Soft D-PHY Clock Signal Specification	110
Table 4.29. Soft D-PHY Data-Clock Timing Specifications	
Table 4.30. Maximum I/O Buffer Speed <sup>1, 2, 3, 4, 7</sup>	111
Table 4.31. Pin-to-Pin Performance	
Table 4.32. Register-to-Register Performance <sup>1, 3, 4</sup>	113
Table 4.33. LMMI F <sub>MAX</sub> Summary	
Table 4.34. External Switching Characteristics (V <sub>CC</sub> = 1.0 V)	115
Table 4.35. sysCLOCK PLL Timing (V <sub>CC</sub> = 1.0 V)	123
Table 4.36. Internal Oscillators (V <sub>CC</sub> = 1.0 V)	124
Table 4.37. User I <sup>2</sup> C Specifications (V <sub>CC</sub> = 1.0 V)	
Table 4.38. ADC Specifications <sup>1</sup>	
Table 4.39. Comparator Specifications <sup>1</sup>	
Table 4.40. DTR Specifications <sup>1, 2</sup>	
Table 4.41. PCIe (2.5 Gbps)	126
Table 4.42. PCIe (5 Gbps)	
Table 4.43. SGMII Rx	
Table 4.44. sysCONFIG Port Timing Specifications	
Table 4.45. JTAG Port Timing Specifications	
Table 4.46. Test Fixture Required Components, Non-Terminated Interfaces <sup>1</sup>	133
Table 5.1. Signal Description	
Table 5.2. Pin Information Summary of LFMXO5-15D, LFMXO5-55TD, and LFMXO5-55TDQ	
Table 5.3. Pin Information Summary of LFMXO5-20TD, LFMXO5-20TDQ, LFMXO5-30TD, and LFMXO5-30TD.	OTDQ
	142



# **Acronyms in This Document**

A list of acronyms used in this document.

A list of acronyms used in this document.  Acronym  Definition							
ADC							
AES	Advanced Encryption Standard						
AHB-Lite	Advanced High-performance Bus-Lite						
Al	Artificial Intelligence						
APB	Advanced Peripheral Bus						
BGA	Ball Grid Array						
CDR	Clock and Data Recovery						
CRC	Cycle Redundancy Code						
CRE	Cryptographic Engine						
CSI-2	Camera Serial Interface-2						
DCC	Dynamic Clock Control						
DCS	Dynamic Clock Select						
DDR	Double Data Rate						
DLL	Delay Locked Loops						
D-PHY	Display Serial Interface-Physical Layer						
DRAM	Dynamic Random Access Memory						
DSI	Digital Serial Interface						
DSP	Digital Signal Processing						
DTR	Digital Temperature Readout						
EBR	Embedded Block RAM						
ECC Error Correction Coding							
ECDSA Elliptic Curve Digital Signature Algorithm							
ECLK Edge Clock							
EMIF External Memory Interface							
ESFB	Embedded Security Function Block						
FD-SOI Fully Depleted Silicon on Insulator							
FFT Fast Fourier Transforms							
FIFO First In First Out							
FIR	Finite Impulse Response						
HMAC	Hash-based Message Authentication Codes						
HP	High Performance						
HSP	High Speed Port						
JTAG	Joint Test Action Group						
LC	Logic Cell						
LMMI Lattice Memory Mapped Interface							
LOL Loss of Lock							
LP Low Power							
LRAM Large RAM							
LVCMOS Low-Voltage Complementary Metal Oxide Semiconductor							
LVDS Low-Voltage Differential Signaling							
LVPECL							
LVTTL Low Voltage Transistor-Transistor Logic							
LUT	Look Up Table						
MIPI Mobile Industry Processor Interface							
ML	Machine Learning						



Acronym	Definition			
MSPS	Million Samples per Second			
PCI	Peripheral Component Interconnect			
PCS	Physical Coding Sublayer			
PCLK	Primary Clock			
PDPR	Pseudo Dual Port RAM			
PFU	Programmable Functional Unit			
PIC	Programmable I/O Cells			
PLL	Phase Locked Loops			
POR	Power On Reset			
PQC	Post Quantum Cryptography			
RAM	Random Access Memory			
ROM	Read Only Memory			
ROT	Root of Trust			
RSA	Rivest-Shamir-Adleman			
SAR	Successive Approximation Resistor			
SEC	Soft Error Correction			
SED	Soft Error Detection			
SER	Soft Error Rate			
SEU	Single Event Upset			
SHA	Secure Hashing Algorithm			
SGMII Serial Gigabit Media Independent Interface				
SLVS	Scalable Low-Voltage Signaling			
SPI	Serial Peripheral Interface			
SPR	Single Port RAM			
SRAM	Static Random Access Memory			
STAPL	Standard Test and Programming Language			
subLVDS (Reduced Voltage) Low Voltage Differential Signaling				
TAP	Test Access Port			
TDM	Time Division Multiplexing			
TRNG	True Random Number Generator			
UFM	User Flash Memory			
VREF	Voltage Reference			



# 1. General Description

The MachXO5™-NX family of low-power FPGAs can be used in a wide range of applications, and are optimized for bridging, I/O expansion, and board control and management. It is built on the Lattice Semiconductor Nexus FPGA platform, using low-power 28 nm FD-SOI technology. It combines the extreme flexibility of an FPGA with the low power and high reliability (due to the extreme low Soft Error Rate) of FD-SOI technology, and offers small footprint package options.

The MachXO5-NX family supports a variety of interfaces including MIPI D-PHY (CSI-2, DSI), LVDS, SLVS, subLVDS, SGMII (Gigabit Ethernet), PCI Express® (Gen1, and Gen2) and more. It includes embedded flash memory for on-chip multi-boot and UFM.

The MachXO5-NX FPGA supports the fast configuration of its reconfigurable SRAM-based logic fabric, and ultra-fast configuration of its programmable sysl/O™ from on-chip Flash. To secure user designs, the MachXO5-NX security features include bitstream encryption, and authentication. In addition to the high reliability inherent to FD-SOI technology (due to its extreme low SER), active reliability features such as built-in frame-based SED/SEC (for SRAM-based logic fabric), and ECC (for EBR and LRAM) are also supported. Built-in ADC is available in each device for system monitoring functions.

The MachXO5-NX FPGA also provides the security enhanced devices. They are extended with the security capability to 521-bit key strength as well as PQC capability that can be used as a Root-of-Trust hardware solution in a complex system, and can provide secure flash access for user keys, security policies, bitstreams, and user data. This data sheet describes the MachXO5-NX Root-of-Trust (RoT) devices. You can find information of other MachXO5-NX devices in MachXO5-NX Family Data Sheet (FPGA-DS-02102).

Lattice Radiant™ design software allows large complex user designs to be efficiently implemented on the MachXO5-NX FPGA family. Synthesis library support for MachXO5-NX devices is available for popular logic synthesis tools. Radiant tools use the synthesis tool output along with constraints from its floor planning tools, to place and route the user design in MachXO5-NX device. The tools extract timing from the routing, and back-annotate it into the design for timing verification.

Lattice Semiconductor provides many pre-engineered Intellectual Property (IP) modules for the MachXO5-NX family. By using these configurable soft IP cores as standardized blocks, you are free to concentrate on the unique aspects of your design, increasing your productivity.



#### 1.1. Features

- Programmable Architecture
  - 14k to 53k logic cells
  - 16 to 146 18 × 18 multipliers (in sysDSP™ blocks)
  - 1.9 Mb to 5.6 Mb of embedded memory blocks (EBR, LRAM)
  - 199 to 299 programmable sysl/O (High Performance and Wide Range I/O)
- Programmable sysI/O supports wide varieties of interfaces
  - High Performance (HP) on bottom I/O dual rank
    - Supports up to 1.8 V Vccio
    - Mixed voltage support (1.0 V, 1.2 V, 1.5 V, 1.8 V)
    - High-speed differential up to 1.2 Gbps
    - Supports soft D-PHY (Tx/Rx), LVDS 7:1 (Tx/Rx), SLVS (Tx/Rx), subLVDS (Rx)
    - Supports SGMII (Gb Ethernet) two channels (Tx/Rx) at 1.25 Gbps
    - Dedicated DDR3, DDR3L, and LPDDR4 memory support with DQS logic, up to 1066 Mbps data-rate and ×16 data-width
  - Wide Range (WR) on Left, Right and Top I/O Banks
    - Supports up to 3.3 V Vccio
    - Mixed voltage support (1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V)
    - Programmable slew rate (slow, medium, fast)
    - Controlled impedance mode
    - Emulated LVDS support
    - Hot socketing support
- PCIe hard IP supports:
  - Gen1 and Gen2
  - Endpoint
  - Multi-function up to four functions
  - One single lane or two single lanes

- Power Modes Low-Power versus High-Performance modes
  - User selectable
  - Low-Power mode for power and/or thermal challenges
  - High-Performance mode for faster processing
- Small footprint package options
  - 14 × 14 mm to 17 × 17 mm package options
- Two channels of Clock Data Recovery (CDR) up to 1.25 Gbps to support SGMII using HP I/O
  - CDR for RX
  - 8b/10b decoding
  - Independent Loss of Lock (LOL) detector for each CDR block
- sysCLOCK™ analog PLLs
  - Six outputs per PLL
  - Fractional N
  - Programmable and dynamic phase control
- sysDSP enhanced DSP blocks
  - Hardened pre-adder
  - Dynamic Shift for AI/ML support
  - Four  $18 \times 18$ , eight  $9 \times 9$ , two  $18 \times 36$ , or  $36 \times 36$  multipliers
  - Advanced 18 × 36, two 18 × 18, or four 8 × 8 MAC
- Flexible memory resources
  - Up to 3.0 Mb sysMEM™ Embedded Block RAM (EBR)

12

- Programmable width
- Error Correction Coding (ECC)<sup>1</sup>
- First Input First Output (FIFO)
- 95 to 320 kbit distributed RAM
- Large RAM Blocks
  - 0.5 Mb per block
- Internal bus interface support
  - APB control bus
  - AHB-Lite for data bus
  - AXI4-streaming



- Non-Volatile Configuration Fast, Secure, On-chip multi-boot
  - Embedded flash memory
  - Single-chip, secure solution
  - Ultrafast I/O configuration for instant-on support
  - Multi-sectored UFM for customer data storage
  - Bitstream Security
    - Encryption
    - Authentication
- Cryptographic Engine and Embedded Security Function Block (ESFB)
  - Bitstream encryption using AES-256
  - Bitstream authentication using ECDSA 256/384/521 bit
  - Hashing algorithms SHA 256/384/512
     bit, HMAC 256/384/512 bit
  - Rivest-Shamir-Adleman (RSA) RSA 3K/4K
  - True Random Number Generator
  - AES 256 GCM Encryption
  - Post-Quantum safe algorithm support (TDQ devices only) – LMS, XMSS, ML-DSA, ML-KEM, SHA3 and SHAKE

- Single Event Upset (SEU) Mitigation Support
  - Extremely low Soft Error Rate (SER) due to FD-SOI technology
  - Soft Error Detection (SED) Embedded hard macro
  - Soft Error Correction (SEC) Continuous user operation mode
- Dual ADC 1 MSPS, 12-bit SAR with Simultaneous Sampling<sup>1</sup>
  - Two ADCs per device
  - Three Continuous-time Comparators
  - Simultaneous sampling
- System Level Support
  - IEEE 1149.1 and IEEE 1532 compliant
  - Reveal Logic Analyzer
  - On-chip oscillator for initialization and general use
  - 1.0 V core power supply

#### Note:

1. Available in select speed grades, see the Ordering Information section.

Table 1.1. Specification Status for MachXO5-NX RoT Devices

Device		Package	Grade	Status
	LFMXO5-15D	8BBG256	Commercial/Industrial	Production
		9BBG256	Commercial/Industrial	Production
		8BBG400	Commercial/Industrial	Production
		9BBG400	Commercial/Industrial	Production
	LFMXO5-55TD	8BBG400	Commercial/Industrial	Production
	LFIVIXUS-551D	9BBG400	Commercial/Industrial	Production
		8BBG256	Commercial/Industrial	Preliminary
	LFMXO5-20TD and LFMXO5-20TDQ	9BBG256	Commercial/Industrial	Preliminary
		8BBG400	Commercial/Industrial	Preliminary
MachXO5-NX		9BBG400	Commercial/Industrial	Preliminary
RoT		8BBG484	Commercial/Industrial	Preliminary
		9BBG484	Commercial/Industrial	Preliminary
	LFMXO5-30TD and LFMXO5-30TDQ	8BBG256	Commercial/Industrial	Preliminary
		9BBG256	Commercial/Industrial	Preliminary
		8BBG400	Commercial/Industrial	Preliminary
		9BBG400	Commercial/Industrial	Preliminary
		8BBG484	Commercial/Industrial	Preliminary
		9BBG484	Commercial/Industrial	Preliminary
	LFMXO5-55TDQ	8BBG400	Commercial/Industrial	Preliminary
	LEIVINUS-33 I DQ	9BBG400	Commercial/Industrial	Preliminary



Table 1.2. MachXO5-NX RoT Commercial/Industrial Family Selection Guide

	LEBAYOF LEBAYOF LEBAYOF LEBAYOF LEBAYOF LEBAYOF LEBAYOF LEBAYOF						LFMXO5-
Device	LFMXO5- 15D	LFMXO5- 20TD	LFMXO5- 20TDQ	LFMXO5- 30TD	LFMXO5- 30TDQ	LFMXO5- 55TD	55TDQ
Logic Cells <sup>1</sup>	14K	20K	20K	301B	30K	53K	38K
Embedded Memory (EBR) Blocks (18 kb)	20	42	42	46	60	64	67
Embedded Memory (EBR) Bits (kb)	360	756	756	828	1080	1,152	1206
Distributed RAM Bits (kb)	112	122	122	190	190	320	248
Large Memory (LRAM) Blocks	1	1	1	1	2	6	6
Large Memory (LRAM) Bits (kb)	512	512	512	512	1024	3,072	3072
18 × 18 Multipliers	16	48	48	48	124	110	93
ADC Blocks with Two SAR ADCs <sup>2</sup>	1	1	1	1	1	1	1
450 MHz High Frequency Oscillator	1	1	1	1	1	1	1
128 kHz Low Power Oscillator	1	1	1	1	1	1	1
GPLL	2	2	2	2	2	4	4
PCIe Gen2 hard IP	0	1	1	1	1	1	1
Bitstream Authentication	ECDSA-384	ECDSA-384	ECDSA-384, LMS, XMSS	ECDSA-384	ECDSA-384, LMS, XMSS	ECDSA- 256/384/521, RSA-3K/4K	ECDSA- 256/384/521, LMS, XMSS, ML-DSA
UFM (kb)	8,160	16,320	16,320	16,320	16,320	14,880 7,200³	14,880 7,200³
EMIF	DDR3, DDR3L	DDR3, DDR3L	DDR3, DDR3L	DDR3, DDR3L	DDR3, DDR3L	DDR3, DDR3L, LPDDR4	DDR3, DDR3L, LPDDR4
Packages (Size, Ball Pitch)	(Rottom Banks) + ADC dedicated innuts)Wide Range (WR) GPIO (Ton/Lett/Right Banks) / High Pertorm						
BBG256 (14 × 14 mm, 0.8 mm)	0/205 (159+40+6)	1/181 (145+30+6)	1/181 (145+30+6)	1/181 (145+30+6)	1/181 (145+30+6)	_	_
BBG400 (17 × 17 mm, 0.8 mm)	0/305 (251+48+6)	0/336 (282+48+6)	1/181 (145+30+6)	0/336 (282+48+6)	1/181 (145+30+6)	2/297 (159+132+6)	2/297 (159+132+6)
BBG484 (19 x 19 mm, 0.8 mm)	_	1/378 (324+48+6)	1/181 (145+30+6)	1/378 (324+48+6)	1/181 (145+30+6)	_	_

## Notes:

- 1. Logic Cells = LUTs  $\times$  1.2 effectiveness. In select speed grades. See the Ordering Information section.
- 2. In select speed grades. See the Ordering Information section.
- 3. When Sentry Flag is enabled in customer policy.



# 2. Architecture

#### 2.1. Overview

Each MachXO5-NX device contains an array of logic blocks surrounded by Programmable I/O Cells (PIC). Interspersed between the rows of logic blocks are rows of sysMEM Embedded Block RAM (EBR) and rows of sysDSP Digital Signal Processing blocks, as shown in Figure 2.1. The LFMXO5-15D device has one row of DSP blocks and contains four rows of sysMEM EBR blocks. In addition, LFMXO5-15D device includes one Large SRAM block. The sysMEM EBR blocks are large, dedicated 18 kbit fast memory blocks and have built-in ECC and FIFO support. Each sysMEM block can be configured to a single, pseudo dual or true dual port memory in a variety of depths and widths as RAM or ROM. Each DSP block supports variety of multiplier, adder configurations with one 108-bit or two 54-bit accumulators supported, which are the building blocks for complex signal processing capabilities. Refer to Figure 2.2 for details of the LFMXO5-55TD devices.

Each PIC block encompasses two PIO (PIO pairs) with their respective sysI/O buffers. The sysI/O buffers of the MachXO5-NX devices are arranged in up to twelve banks allowing the implementation of a wide variety of I/O standards. The Wide Range (WR) I/O banks that are located in the top, left and right sides of the device provide flexible ranges of general purpose I/O configurations up to 3.3 V VCCIOs. The banks located in the bottom side of the device are dedicated to High Performance (HP) interfaces such as LVDS, MIPI, DDR3, LPDDR3, and LPDDR4 support up to 1.8 V VCCIOs.

The Programmable Functional Unit (PFU) contains the building blocks for logic, arithmetic, RAM and ROM functions. The PFU block is optimized for flexibility, allowing complex designs to be implemented quickly and efficiently. Logic Blocks are arranged in a two-dimensional array. The registers in PFU and sysl/O blocks in MachXO5-NX devices can be configured to be SET or RESET. After power up and the device is configured, it enters into user mode with these registers SET/RESET according to the configuration setting, allowing the device to enter to a known state for predictable system function.

The LFMXO5-55TD FPGAs feature one hard PCIe link layer IP block which supports PCIe Gen1, Gen2 with 1 or 2 x1 configuration and internal VREF that supports LPDDR4.

In addition, MachXO5-NX devices provide various system level hard IP functional and interface blocks such as I<sup>2</sup>C, SGMII/CDR, and ADC blocks. MachXO5-NX devices also provide security features to help secure user designs and deliver more robust reliability features to the user designs by using enhanced frame-based SED/SEC functions.

Other blocks provided include PLLs, DLLs, and configuration functions. The PLL and DLL blocks are located at the corners of each device. MachXO5-NX devices also include Lattice Memory Mapped Interface (LMMI) which is a Lattice standardized interface for simple read and write operations to support controlling internal IPs.

The MachXO5-NX security enhanced devices require the user to access the UFM through the Embedded Security and Function Block (ESFB). This provides better security measures for security applications.

Every device in the family has a JTAG port. This family also provides an on-chip oscillator and soft error detect (SED) capability. The MachXO5-NX devices use 1.0 V as their core voltage.






Figure 2.1. Simplified Block Diagram, LFMXO5-15D Device (Top Level)




Figure 2.2. Simplified Block Diagram, LFMXO5-55TD Device (Top Level)

© 2025 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



#### 2.2. PFU Blocks

The core of the MachXO5-NX device consists of PFU blocks. Each PFU block consists of four interconnected slices numbered 0-3, as shown in Figure 2.3. Each slice contains two LUTs. All the interconnections to and from PFU blocks are from routing.

The PFU block can be used in Distributed RAM or ROM function, or used to perform Logic, Arithmetic, or ROM functions. Table 2.1 shows the functions each slice can perform in either mode.




Figure 2.3. PFU Diagram

#### 2.2.1. Slice

Each slice contains two LUT4s feeding two registers. In Distributed SRAM mode, Slice 0 and Slice 1 are configured as distributed memory, Slice 2 is not available as it is used to support Slice 0 and Slice 1, while Slice 3 is available as Logic or ROM. Table 2.1 shows the capability of the slices along with the operation modes they enable. In addition, each Slice contains logic that allows the LUTs to be combined to perform a LUT5 function. There is control logic to perform set/reset functions (programmable as synchronous/asynchronous), clock select, chip-select, and wider RAM/ROM functions.


Table 2.1. R	esources and Modes Available per Slice
	(11

Slice	PFU (Used in Dis	stributed SRAM)	PFU (Not used as Distributed SRAM)		
Silce	Resources	Modes	Resources	Modes	
Slice 0	2 LUT4s and 2 Registers	RAM	2 LUT4s and 2 Registers	Logic, Ripple, ROM	
Slice 1	2 LUT4s and 2 Registers	RAM	2 LUT4s and 2 Registers	Logic, Ripple, ROM	
Slice 2	2 LUT4s and 2 Registers	RAM	2 LUT4s and 2 Registers	Logic, Ripple, ROM	
Slice 3	2 LUT4s and 2 Registers	Logic, Ripple, ROM	2 LUT4s and 2 Registers	Logic, Ripple, ROM	

Figure 2.4 shows an overview of the internal logic of the slice. The registers in the slice can be configured for positive/negative edge trigger.

Each slice has 17 input signals: 16 signals from routing and one from the carry-chain (from the adjacent slice or PFU). Three of them are used for FF control and shared between two slices (0/1 or 2/3). There are five outputs: four to routing and one to carry-chain (to the adjacent PFU). Table 2.2 and Figure 2.4 list the signals associated with all the slices. Figure 2.5 shows the slice signals that support one LUT5 or two LUT5 functions. F0 can be configured to have one LUT4 or LUT5 output while F1 is for a LUT4 output.






Note: In RAM mode, LUT4s use the following signals: QWD0/1 QWDN0/1 QWAS00~03, QWAS10~13

Figure 2.4. Slice Diagram





Note: In RAM mode, LUT4s use the following signals: QWD0/1 QWDN0/1 QWAS00~03, QWAS10~13

Figure 2.5. Slice Configuration for LUT4 and LUT5

**Table 2.2. Slice Signal Descriptions** 

Function	Туре	Signal Names	Description
Input	Data signal	A0, B0, C0, D0	Inputs to LUT4
Input	Data signal	A1, B1, C1, D1	Inputs to LUT4
Input	Data signal	M0, M1	Direct input to FF from fabric
Input	Control signal	SEL	LUT5 mux control input
Input	Data signal	DI0, DI1	Inputs to FF from LUT4 F0/F1 outputs
Input	Control signal	CE	Clock Enable
Input	Control signal	LSR	Local Set/Reset
Input	Control signal	CLKIN	System Clock
Input	Inter-PFU signal	FCI	Fast Carry-in <sup>1</sup>
Output	Data signals	F0	LUT4/LUT5 output signal
Output	Data signals	F1	LUT4 output signal
Output	Data signals	Q0, Q1	Register outputs
Output	Inter-PFU signal	FCO	Fast carry chain output <sup>1</sup>

#### Note:

1. See Figure 2.4 for connection details.



#### 2.2.2. Modes of Operation

Slices 0-2 have up to four potential modes of operation: Logic, Ripple, RAM and ROM. Slice 3 can be used in Logic, Ripple, or ROM modes, but not needed for RAM mode.

#### **Logic Mode**

In this mode, the LUTs in each slice are configured as 4-input combinatorial lookup tables. A LUT4 can have 16 possible input combinations. Any four input logic functions can be generated by programming this lookup table. Since there are two LUT4s per slice, a LUT5 can be constructed within one slice.

#### **Ripple Mode**

Ripple mode supports the efficient implementation of small arithmetic functions. In ripple mode, the following functions can be implemented by each slice:

- Addition 2-bit
- Subtraction 2-bit
- Add/Subtract 2-bit using dynamic control
- Up counter 2-bit
- Down counter 2-bit
- Up/Down counter with asynchronous clear 2-bit using dynamic control
- Up/Down counter with preload (sync) 2-bit using dynamic control
- Comparator functions of A and B inputs 2-bit
  - A greater-than-or-equal-to B
  - A not-equal-to B
  - A less-than-or-equal-to B
- Up/Down counter with A greater-than-or-equal-to B comparator 2-bit using dynamic control
- Up/Down counter with A less-than-or-equal-to B comparator 2-bit using dynamic control
- Multiplier support Ai\*Bj+1 + Ai+1\*Bj in one logic cell with 2 logic cells per slice
- Serial divider 2-bit mantissa, shift 1bit/cycle
- Serial multiplier 2-bit, shift 1bit/cycle or 2bit/cycle

Ripple Mode includes an optional configuration that performs arithmetic using fast carry chain methods. In this configuration (also referred to as CCU2 mode), two additional signals, Carry Generate and Carry Propagate, are generated on a per slice basis to allow fast arithmetic functions to be constructed by concatenating Slices.

#### **RAM Mode**

In this mode, a  $16 \times 4$ -bit distributed single or pseudo dual port RAM can be constructed in one PFU using each LUT block in Slice 0 and Slice 1 as a  $16 \times 2$ -bit memory in each slice. Slice 2 is used to provide memory address and control signals. MachXO5-NX devices support distributed memory initialization.

The Lattice design tools support the creation of a variety of different size memories. Where appropriate, the software constructs these using distributed memory primitives that represent the capabilities of the PFU. Table 2.3 lists the number of slices required to implement different distributed RAM primitives. For more information about using RAM in MachXO5-NX devices, refer to Memory User Guide for Nexus Platform (FPGA-TN-02094).



Table 2.3. Number of Slices Required to Implement Distributed RAM<sup>1</sup>

	SPR 16 × 4	PDPR 16 × 4
Number of slices	3	3

#### Note:

1. SPR = Single Port RAM, PDPR = Pseudo Dual Port RAM

#### **ROM Mode**

ROM mode uses the LUT logic; hence, Slice 0 through Slice 3 can be used in ROM mode. Preloading is accomplished through the programming interface during PFU configuration.

For more information, refer to Memory User Guide for Nexus Platform (FPGA-TN-02094).

## 2.3. Routing

There are many resources provided in the MachXO5-NX devices to route signals individually or as busses with related control signals. The routing resources consist of switching circuitry, buffers and metal interconnect (routing) segments.

The MachXO5-NX family has an enhanced routing architecture that produces a compact design. The Lattice Radiant software tool suites take the output of the synthesis tool and places and routes the design.

## 2.4. Clocking Structure

The MachXO5-NX clocking structure consists of:

- clock synthesis blocks, sysCLOCK PLL;
- balanced clock tree networks, PCLK and ECLK; and
- efficient clock logic modules, Clock Dividers (PCLKDIV and ECLKDIV) and Dynamic Clock Select (DCS),
   Dynamic Clock Control (DCC), and DLL.

Each of these functions is described as follow.

#### 2.4.1. Global PLL

The Global PLLs (GPLL) provide the ability to synthesize clock frequencies. The devices in the MachXO5-NX family support two full-featured General Purpose GPLLs. The Global PLLs provide the ability to synthesize clock frequencies.

The architecture of the GPLL is shown in Figure 2.6. A description of the GPLL functionality follows.

REFCLK is the reference frequency input to the PLL and its source can come from external CLK inputs or from internal routing. The CLKI input feeds into the input Clock Divider block.

CLKFB is the feedback signal to the GPLL which can come from internal feedback path or routing. The feedback divider is used to multiply the reference frequency and thus synthesize a higher or lower frequency clock output.

The PLL has six clock outputs CLKOP, CLKOS, CLKOS2, CLKOS3, CLKOS4, and CLKOS5. Each output has its own output divider, thus allowing the GPLL to generate different frequencies for each output. The output dividers can have a value from 1 to 128. Each GPLL output can be used to drive the primary clock or edge clock networks.

The setup and hold times of the device can be improved by programming a phase shift into the output clocks which advances or delays the output clock with reference to the un-shifted output clock. This phase shift can either be programmed during configuration or be adjusted dynamically using the DIRSEL, DIR, DYNROTATE, and LOADREG ports.

FPGA-DS-02120-1.2 21

© 2025 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal



The LOCK signal is asserted when the GPLL determines it has achieved lock and deasserted if a loss of lock is detected.




Figure 2.6. General Purpose PLL Diagram

For more details on the PLL, you can refer to the sysCLOCK PLL Design and User Guide for Nexus Platform (FPGA-TN-02095).

### 2.4.2. Clock Distribution Network

There are two main clock distribution networks for any member of the MachXO5-NX product family, namely Primary Clock (PCLK) and Edge Clock (ECLK). These clock networks can be driven from many different sources, such as Clock Pins, PLL outputs, DLLDEL outputs, Clock divider outputs, and user logic. There are clock divider blocks (ECLKDIV and PCLKDIV) to provide a slower clock from these clock sources.

MachXO5-NX supports glitchless Dynamic Clock Control (DCC) for the PCLK Clock to save dynamic power. There are also Dynamic Clock Selection logic to allow glitchless selection between two clocks for the PCLK network (DCS).

Overview of Clocking Network is shown in Figure 2.7 and Figure 2.8 for MachXO5-NX devices.






Figure 2.7. Clocking for LFMXO5-15D Devices




Figure 2.8. Clocking for LFMXO5-55TD Devices



#### 2.4.3. Primary Clocks

The MachXO5-NX device family provides low-skew, high fan-out clock distribution to all synchronous elements in the FPGA fabric through the Primary Clock Network. The MachXO5-NX PCLK clock network is a balanced clock structure which is designed to minimize the clock skew among all the final destination of the IPs in the FPGA core that needs a clock source.

The primary clock network is divided into two or four clock domains depending on the device density. Each of these domains has 16 clocks that can be distributed to the fabric in the domain.

The Lattice Radiant software can automatically route each clock to one of the domains up to a maximum of 16 clocks per domain. You can change how the clocks are routed by specifying a preference in the Lattice Radiant software to locate the clock to a specific domain. MachXO5-NX device provides you with a maximum of 64 unique clock input sources that can be routed to the primary Clock network.

Primary clock sources are:

- Dedicated clock input pins
- PLL outputs
- PCLKDIV, ECLKDIV outputs
- Internal FPGA fabric entries (with minimum general routing)
- SGMII-CDR clocks
- OSC clock

These sources are routed to each of four clock switches called a Mid Mux (LMID, RMID, TMID, BMID). The outputs of the Mid MUX are routed to the center of the FPGA where additional clock switches (DSC\_CMUX) are used to route the primary clock sources to primary clock distribution to the MachXO5-NX fabric. These routing muxes are shown in Figure 2.7 and Figure 2.8. There are potentially 64 unique clock domains that can be used in the largest MachXO5-NX device. For more information about the primary clock tree and connections, refer to sysCLOCK PLL Design and User Guide for Nexus Platform (FPGA-TN-02095).

#### 2.4.4. Edge Clock

MachXO5-NX devices have a number of high-speed edge clocks that are intended for use with the PIO in the implementation of high-speed interfaces. There are four (4) ECLK networks per bank I/O on the Bottom side of the devices. For power management, the Edge clock network is powered by a separate power domain (to reduce power noise injection from the core and reduce overall noise induced jitter) while controlled by the same logic that gates the FPGA core and PCLK domains.

Each Edge Clock can be sourced from the following:

- Dedicated PIO Clock input pins (PCLK)
- DLLDEL output (PIO Clock delayed by 90°)
- PLL outputs (CLKOP, CLKOS, CLKOS2, CLKOS3, CLKOS4, and CLKOS5)
- Internal Nodes

Figure 2.9 illustrates the various ECLK sources. Bank 5 is shown in the example. Other bottom side banks are similar.

25






Figure 2.9. Edge Clock Sources per Bank

The edge clocks have low injection delay and low skew. They are typically used for DDR Memory or Generic DDR interfaces. For detailed information on Edge Clock connections, refer to sysCLOCK PLL Design and User Guide for Nexus Platform (FPGA-TN-02095).

#### 2.4.5. Clock Dividers

MachXO5-NX devices have two distinct types of clock divider, Primary and Edge. There are from one (1) to two (2) Primary Clock Divider (PCLKDIV), which are located in the DCS\_CMUX block(s) at the center of the device. There are up to twelve (12) ECLKDIV dividers per device, locate near the bottom high-speed I/O banks.

The PCLKDIV supports  $\div 2$ ,  $\div 4$ ,  $\div 8$ ,  $\div 16$ ,  $\div 32$ ,  $\div 64$ ,  $\div 128$ , and  $\div 1$  (bypass) operation. The PCLKDIV is fed from a DCSMUX within the DCS\_CMUX block. The clock divider output drives one input of the DCS Dynamic Clock Select within the DSC\_CMUX block. The Reset (RST) control signal is asynchronously and forces all outputs to low. The divider output starts at next cycle after the reset is synchronously released. The PCLKDIV is shown in Figure 2.10.

The ECLKDIV is intended to generate a slower-speed system clock from a high-speed edge clock. The block operates in a  $\div 2$ ,  $\div 3.5$ ,  $\div 4$ , or  $\div 5$  mode and maintains a known phase relationship between the divided down clock and the high-speed clock based on the release of its reset signal. The ECLKDIV can be fed from selected PLL outputs, external primary clock pins (with or without DLLDEL Delay) or from routing. The clock divider outputs feed into the Bottom Mid-mux (BMID). The Reset (RST) control signal is asynchronous and forces all outputs to low. The divider output starts at next cycle after the reset is synchronously released.

The ECLKDIV block is shown in Figure 2.9. For further information on clock dividers, refer to sysCLOCK PLL Design and User Guide for Nexus Platform (FPGA-TN-02095).

#### 2.4.6. Clock Center Multiplexor Blocks

All clock sources are selected and combined for primary clock routing through the Dynamic Clock Selector Center Multiplexor logic (DCS\_CMUX). There are one (1) DCS\_CMUX blocks per device.

For the LFMXO5-55TD device, each DCS\_CMUX block contains four (4) DCSMUX blocks, two (2) PCLKDIV, two (2) DCS block, and four (4) CMUX blocks.

See Figure 2.10 and Figure 2.11 for representative DCS\_CMUX block diagrams.

The heart of the DCS\_CMUX is the Center Multiplexor (CMUX) block, inputs up to 64 feed clock sources [mid-muxes (RMID, LMID, TMIC, BMID) and DCC] and to drive up to 16 primary clock trunk lines.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice. FPGA-DS-02120-1.2

© 2025 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal



Up to two (2) clock inputs to the DCS\_CMUX can be routed through a Dynamic Clock Select block, and then routed to the CMUX. One (1) input to the DCS can be optionally divided by the Primary Clock Divider (PCLKDIV). For more information about the DCS\_CMUX, refer to sysCLOCK PLL Design and User Guide for Nexus Platform (FPGA-TN-02095).




Figure 2.10. DCS\_CMUX Diagram for LFMXO5-15D Devices




Figure 2.11. DCS\_CMUX Diagram for LFMXO5-55TD Devices



#### 2.4.7. Dynamic Clock Select

The Dynamic Clock Select (DCS) is a smart multiplexer function available in the primary clock routing. It switches between two independent input clock sources. Depending on the operation modes, it switches between two (2) independent input clock sources either with or without any glitches. This is achieved regardless of when the select signal is toggled. Both input clocks must be running to achieve functioning glitchless DCS output clock, but running clocks are not required when used as non-glitchless normal clock multiplexer.

There are one (1) or two (2) DCS blocks per device that feed all clock domains. The DCS blocks are located in the DCS\_MUX block. The inputs to the DCS blocks come from MIDMUX outputs and user logic clocks via DCC elements. The DCS elements are located at the center of the PLC array core. The output of the DCS is connected to the inputs of Primary Clock Center MUXs (CMUX).

Figure 2.12 shows the timing waveforms of the default DCS operating mode. The DCS block can be programmed to other modes. For more information about the DCS, refer to sysCLOCK PLL Design and User Guide for Nexus Platform (FPGA-TN-02095).




Figure 2.12. DCS Waveforms

#### 2.4.8. Dynamic Clock Control

The Dynamic Clock Control (DCC), Domain Clock enable/disable feature allows internal logic control of the domain primary clock network. When a clock network is disabled, the clock signal is static and not toggle. All the logic fed by that clock does not toggle, reducing the overall power consumption of the device. The disable function is glitchless, and does not increase the clock latency to the primary clock network.

Four additional DCC elements control the clock inputs from the MachXO5-NX domain logic to the Center MUX elements (DSC\_CMUX).

This DCC controls the clock sources from the Primary CLOCK MIDMUX before they are fed to the Primary Center MUXs that drive the domain clock network. For more information about the DCC, refer to sysCLOCK PLL Design and User Guide for Nexus Platform (FPGA-TN-02095).



#### 2.4.9. DDRDLL

The MachXO5-NX device has two identical DDRDLL blocks located in the lower left and lower right corners of the device. Each DDRDLL (master DLL block) can generate a phase shift code representing the amount of delay in a delay block that corresponding to 90-degree phase of the reference clock input, and provide this code to every individual DQS block and DLLDEL slave delay element. The reference clock can be either from PLL, or input pin. This code is used in the DQSBUF block that controls a set of DQS pin groups to interface with DDR memory (slave DLL). The DQSBUF uses this code to control the DQS input of the DDR memory to 90-degree shift to clock DQs at the center of the data eye for DDR memory interface.

The code is also sent to another slave DLL, DLLDEL, which takes a primary clock input and generates a 90-degree shift clock output to drive the clocking structure. This is useful to interface edge-aligned Generic DDR, where 90-degree clocking needs to be created. Not all primary clock inputs have associated DLLDEL control. Figure 2.13 shows DDRDLL connectivity to a DLLDEL block (connectivity to DQSBUF blocks is similar).




Figure 2.13. DLLDEL Functional Diagram

Each DDRDLL can generate delay code based on the reference clock frequency. The slave DLL (DQSBUF and DLLDEL) uses the code to delay the signal to create the phase shifted signal used either for DDR memory or for creating 90-degree shift clock. Figure 2.14 and Figure 2.15 show the DDRDLL and the slave DLLs on the top-level view.






Figure 2.14. DDRDLL Architecture for LFMXO5-15D Device




Figure 2.15. DDRDLL Architecture for LFMXO5-55TD Device

# 2.5. SGMII TX/RX

The MachXO5-NX device utilizes different components/resources for the transmit and receive paths of SGMII. For the SGMII transmit path, Generic DDR I/O with X5 gearing are used. For more information, refer to the GDDRX5\_TX.ECLK.Aligned interface section in the MachXO5-NX High-Speed I/O Interface (FPGA-TN-02286).

For the SGMII receive path, one of the two available hardened CDR (Clock and Data Recovery) Components can be used. There are three main blocks in each CDR: the CDR, deserializer, and FIFO. Each CDR features two loops. The first loop is locked to the reference clock. Once locked, the loop switches to the data path loop where the CDR tracks the data signals to generate the correcting signals that needed to achieve and maintain phase lock with the data. The data is then passed through a deserializer which deserializes the data to 10-bit parallel data. The 10-bit parallel data is then sent to the FIFO bridge, which allows the CDR to interface with the rest of the FPGA.

Figure 2.16 shows a block diagram of the SGMII CDR IP.

The two hardened blocks are located at the bottom left of the chip and uses the high speed I/O Bank 5 for the differential pair input. It is recommended that the reference clock should be entered through a GPIO that has connection to the PLL on the lower left corner as well.

For more information on how to implement the hardened CDR for your SGMII solution, refer to the SGMII and Gb Ethernet PCS IP Core (FPGA-IPUG-02077).






Figure 2.16. SGMII CDR IP

## 2.6. sysMEM Memory

MachXO5-NX devices contain a number of sysMEM Embedded Block RAM (EBR). The EBR consists of an 18 kb RAM with memory core, dedicated input registers and output registers as well as optional pipeline registers at the outputs. Each EBR includes functionality to support true dual-port, pseudo dual-port, single-port RAM, ROM and built in FIFO. In the MachXO5-NX device, unused EBR blocks is powered down to minimize power consumption.

### 2.6.1. sysMEM Memory Block

The sysMEM block can implement single port, dual port or pseudo dual port memories. Each block can be used in a variety of depths and widths as listed in Table 2.4. FIFO can be implemented using the built-in read and write address counters and programmable full, almost full, empty and almost empty flags. The EBR block facilitates parity checking by supporting an optional parity bit for each data byte. EBR blocks provide byte-enable support for configurations with 18-bit and 36-bit data widths. For more information, refer to Memory User Guide for Nexus Platform (FPGA-TN-02094).

EBR also provides a build in ECC engine in select speed grades (see Ordering Information). The ECC engine supports a write data width of 32 bits and it can be cascaded for larger data widths such as ×64. The ECC parity generator creates and stores parity data for each 32-bit word written. When a read operation is performed, it compares the data with its associated parity data and report back if any Single Event Upset (SEU) event has disturbed the data. Any single bit data disturb is automatically corrected at the data output. In addition, two dedicated error flags indicate if a single-bit or two-bit error has occurred.



**Table 2.4. sysMEM Block Configurations** 

Memory Mode	Configurations	
	16,384 × 1	
Single Port	8,192 × 2	
	4,096 × 4	
	2,048 × 9	
	1,024 × 18	
	512 × 36	
	16,384 × 1	
	8,192 × 2	
True Dual Port	4,096 × 4	
	2,048 × 9	
	1,024 × 18	
	16,384 × 1	
	8,192 × 2	
Daguela Dual Dage	4,096 × 4	
Pseudo Dual Port	2,048 × 9	
	1,024 × 18	
	512 × 36	

#### 2.6.2. Bus Size Matching

All of the multi-port memory modes support different widths on each of the ports (except ECC mode, which only supports a write data width of 32 bits). The RAM bits are mapped LSB word 0 to MSB word 0, LSB word 1 to MSB word 1, and so on. Although the word size and number of words for each port varies, this mapping scheme applies to each port.

### 2.6.3. RAM Initialization and ROM Operation

If desired, the contents of the RAM can be pre-loaded during device configuration. By preloading the RAM block during the chip configuration cycle and disabling the write controls, the sysMEM block can also be utilized as a ROM.

#### 2.6.4. Memory Cascading

Larger and deeper blocks of RAM can be created using EBR sysMEM Blocks. Typically, the Lattice design tools cascade memory transparently, based on specific design inputs.

### 2.6.5. Single, Dual and Pseudo-Dual Port Modes

In all the sysMEM RAM modes, the input data and address for the ports are registered at the input of the memory array. The output data of the memory is optionally registered at the output.

#### 2.6.6. Memory Output Reset

The EBR utilizes latches at the A and B output ports. These latches can be reset asynchronously or synchronously. RSTA and RSTB are local signals, which reset the output latches associated with Port A and Port B, respectively. The Global Reset (GSRN) signal can reset both ports. The output data latches and associated resets for both ports are as shown in Figure 2.17. The optional Pipeline Registers at the outputs of both ports are also reset in the same way.






Figure 2.17. Memory Core Reset

For further information on the sysMEM EBR block, see the list of technical documentation in the References section.

## 2.7. Large RAM

The MachXO5-NX device includes additional memory resources in the form of Large Random-Access Memory (LRAM) blocks.

The LRAM is designed to work as Single-Port RAM, Dual-Port RAM, Pseudo Dual-Port RAM, and ROM memories. It is designed to function as additional memory resources for you beyond what is available in the EBR and PFU.

Each individual Large RAM block contains 0.5 Mb of memory, and has a programmable data width of up to 32 bits. Cascading Large RAM blocks allows data widths up to 64 bits. Additionally, each LRAM can use either Error Correction Coding (ECC) or byte enable.

## 2.8. sysDSP

The MachXO5-NX family provides an enhanced sysDSP architecture, making it ideally suitable for low-cost, high-performance Digital Signal Processing (DSP) applications. Typical functions used in these applications are Finite Impulse Response (FIR) filters, Fast Fourier Transforms (FFT) functions, Correlators, Reed-Solomon/Turbo/Convolution encoders and decoders. These complex signal processing functions use similar building blocks, such as multiply-adders and multiply-accumulators.

### 2.8.1. sysDSP Approach Compared to General DSP

Conventional general-purpose DSP chips typically contain one to four (Multiply and Accumulate) MAC units with fixed data-width multipliers; this leads to limited parallelism and limited throughput. Their throughput is increased by higher clock speeds. In the MachXO5-NX device family, there are many DSP blocks that can be used to support different data widths. This allows you to use highly parallel implementations of the DSP



functions. You can optimize DSP performance versus area by choosing appropriate levels of parallelism. Figure 2.18 compares the fully serial implementation to the mixed parallel and serial implementation.




Figure 2.18. Comparison of General DSP and MachXO5-NX Approaches

#### 2.8.2. sysDSP Architecture Features

The MachXO5-NX sysDSP Slice has been significantly enhanced to provide functions needed for advanced processing applications. These enhancements provide improved flexibility and resource utilization.

The MachXO5-NX sysDSP Slice supports many functions that include the following:

- Symmetry support. The primary target application is wireless. 1D Symmetry is useful for many applications that use FIR filters when their coefficients have symmetry or asymmetry characteristics. The main motivation for using 1D symmetry is cost/size optimization. The expected size reduction is up to 2x.
  - Odd Mode Filter with Odd number of taps
  - Even Mode Filter with Even number of taps
  - Two dimensional (2D) Symmetry Mode Supports 2D filters for mainly video applications
- Dual-multiplier architecture. Lower accumulator overhead to half and the latency to half compared to single multiplier architecture.
- Fully cascadable DSP across slices. Support for symmetric, asymmetric and non-symmetric filters.
- Multiply  $(36 \times 36$ , two  $18 \times 36$ , four  $18 \times 18$  or eight  $9 \times 9$ )
- Multiply Accumulate (supports one  $18 \times 36$  multiplier result accumulation, two  $18 \times 18$  multiplier result accumulation or four  $9 \times 9$  multiplier result accumulation)
- Two Multiplies feeding one Accumulate per cycle for increased processing with lower latency (two 18 × 18 Multiplies feed into an accumulator that can accumulate up to 54 bits)

© 2025 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.


All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



- Pipeline registers
- 1D Symmetry support. The coefficients of FIR filters have symmetry or negative symmetry characteristics.
  - Odd Mode Filter with Odd number of taps
  - Even Mode Filter with Even number of taps
- 2D Symmetry support. The coefficients of 2D FIR filters have symmetry or negative symmetry characteristics.
  - 3 × 3 and 3 × 5 Internal DSP Slice support
  - 5 × 5 and larger size 2D blocks Semi internal DSP Slice support
- Flexible saturation and rounding options to satisfy a diverse set of applications situations
- Flexible cascading DSP blocks
  - Minimizes fabric use for common DSP functions
  - Enables implementation of FIR Filter or similar structures using dedicated sysDSP slice resources only
  - Provides matching pipeline registers
  - Can be configured to continue cascading from one row of sysDSP slices to another for longer cascade chains
- RTL Synthesis friendly synchronous reset on all registers, while still supporting asynchronous reset for legacy users
- Dynamic MUX selection to allow Time Division Multiplexing (TDM) of resources for applications that require processor-like flexibility that enables different functions for each clock cycle

Figure 2.19 shows the diagram of sysDSP. For most cases. As shown in Figure 2.19, the MachXO5-NX sysDSP is backwards-compatible with the LatticeECP3™ sysDSP block, such that, legacy applications can be targeted to MachXO5-NX sysDSP.





Note : All Registers inside the DSP Block are Bypassable via Configuration Setting

Figure 2.19. DSP Functional Block Diagram

The MachXO5-NX sysDSP block supports the following basic elements.

- MULT (Multiply)
- MAC (Multiply, Accumulate)
- MULTADDSUB (Multiply, Addition/Subtraction)
- MULTADDSUBSUM (Multiply, Addition/Subtraction, Summation)



Table 2.5 shows the capabilities of MachXO5-NX sysDSP block versus the above functions.

Table 2.5. Maximum Number of Elements in a sysDSP block

Width of Multiply	×9	×18	×36
MULT	8	4	1
MAC	2	2	_
MULTADDSUB	2	2	_
MULTADDSUBSUM	2	2	1

Some options are available in the four elements. The input register in all the elements can be directly loaded or can be loaded as a shift register from previous operand registers. By selecting *dynamic operation,* the following operations are possible:

- In the Add/Sub option, the Accumulator can be switched between addition and subtraction on every cycle.
- The loading of operands can switch between parallel and serial operations.

For further information, refer to sysDSP User Guide for Nexus Platform (FPGA-TN-02096).

# 2.9. Programmable I/O (PIO)

The programmable logic associated with an I/O is called a PIO. The individual PIOs are connected to their respective sysI/O buffers and pads.

On all the MachXO5-NX devices, two adjacent PIO can be combined to provide a complementary output driver pair.

# 2.10. Programmable I/O Cell (PIC)

The programmable I/O cells (PIC) provide I/O function and necessary gearing logic associated with PIO. MachXO5-NX consists of base PIC and gearing PIC.

Base PICs contain three blocks: an input register block, output register block, and tri-state register block. These blocks contain registers for operating in a variety of modes along with the necessary clock and selection logic. Base PICs cover the top and left/right bank. Gearing PICs contain gearing logic and edge monitor used for locating the center of data window. Gearing PICs cover the bottom banks to support DDR operation.






Figure 2.20. Group of Two High Performance Programmable I/O Cells




Figure 2.21. Wide Range Programmable I/O Cells



### 2.10.1. Input Register Block

The input register blocks for the PIO on all edges contain delay elements and registers that can be used to condition high-speed interface signals before they are passed to the device core. In addition, the input register blocks for the PIO on the bottom edges include the built-in FIFO logic to interface to DDR and LPDDR memory.

The Input register block on the bottom side includes gearing logic and registers to implement IDDRX1, IDDRX2, IDDRX4, IDDRX5 gearing functions. With two PICs sharing the DDR register path, it can also implement IDDRX71 function used for 7:1 LVDS interfaces. It uses three sets of registers – shift, update, and transfer to implement gearing and the clock domain transfer. The first stage registers sample the high-speed input data by the high-speed edge clock on its rising and falling edges. The second stage registers perform data alignment based on the control signals. The third stage pipeline registers pass the data to the device core synchronized to the low-speed system clock. For more information on gearing function, refer to MachXO5-NX High-Speed I/O Interface (FPGA-TN-02286).

### **Input FIFO**

The MachXO5-NX PIO has dedicated input FIFO per single-ended pin for input data register for DDR Memory interfaces. The FIFO resides before the gearing logic. It transfers data from DQS domain to continuous ECLK domain. On the Write side of the FIFO, it is clocked by DQS clock, which is the delayed version of the DQS Strobe signal from DDR memory. On the Read side of FIFO, it is clocked by ECLK. ECLK may be any high-speed clock with identical frequency as DQS (the frequency of the memory chip). Each DQS group has one FIFO control block. It distributes FIFO read/write pointer to every PIC in same DQS group. DQS Grouping and DQS Control Block is described in DDR Memory Support section.

Name	Туре	Description
D	Input	High Speed Data Input
Q[1:0]/Q[3:0]/Q[6:0]/Q[7:0]/Q[9:0]	Output	Low Speed Data to the device core
RST	Input	Reset to the Output Block
SCLK	Input	Slow Speed System Clock
ECLK	Input	High Speed Edge Clock
DQS	Input	Clock from DQS control Block used to clock DDR memory data
ALIGNWD	Input	Data Alignment signal from device core.

**Table 2.6. Input Block Port Description** 

Figure 2.22 shows the input register block for the PIO on the top, left, and right edges.





Figure 2.22. Input Register Block for PIO on Top, Left, and Right Sides of the Device



Figure 2.23 shows the input register block for the PIO located on the bottom edge.



\*For 7:1 LVDS interface only. It is required to use PIO pair pins (PIOA/B or PIOC/D).

Figure 2.23. Input Register Block for PIO on Bottom Side of the Device

# 2.10.2. Output Register Block

The output register block registers signal from the core of the device before they are passed to the sysI/O buffers.

MachXO5-NX output data path has output programmable flip flops and output gearing logic. On the bottom side, the output register block can support 1x, 2x, x4, x5, and 7:1 gearing enabling high speed DDR interfaces and DDR memory interfaces. On the top, left, and right sides, the banks support 1x gearing. MachXO5-NX output data path diagram is shown in Figure 2.24. The programmable delay cells are also available in the output data path.

For detailed description of the output register block modes and usage, you can refer to MachXO5-NX High-Speed I/O Interface (FPGA-TN-02286).





Figure 2.24. Output Register Block on Top, Left, and Right Sides





\*For 7:1 LVDS interface only. It is required to use PIO pair pins PIOA/B.

Figure 2.25. Output Register Block on Bottom Side

**Table 2.7. Output Block Port Description** 

- abic 177 Cathat Block 1014 Besselption			
Name	Туре	Description	
Q	Output	High Speed Data Output	
D	Input	Data from core to output SDR register	
Q[1:0]/Q[3:0]/Q[6:0]/Q[7:0]/Q[9:0]	Input	Low Speed Data from device core to output DDR register	
RST	Input	Reset to the Output Block	
SCLK	Input	Slow Speed System Clock	
ECLK	Input	High Speed Edge Clock	
DQSW	Input	Clock from DQS control Block used to generate DDR memory DQS output	
DQSW270	Input	Clock from DQS control Block used to generate DDR memory DQ output	

# 2.10.3. Tri-state Register Block

The tri-state register block registers tri-state control signals from the core of the device before they are passed to the sysl/O buffers. The block contains a register for SDR operation. In SDR, TD input feeds one of the flip-flops and then feeds the output. In DDR, operation used mainly for DDR memory interface can be implemented on the bottom side of the device. Here, two inputs feed the tri-state registers clocked by both ECLK and SCLK.

Figure 2.26 and Figure 2.27 show the Tri-state Register Block functions on the device. For detailed description of the tri-state register block modes and usage, refer to MachXO5-NX High-Speed I/O Interface (FPGA-TN-02286).




Figure 2.26. Tri-state Register Block on Top, Left, and Right Sides

© 2025 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.






Figure 2.27. Tri-state Register Block on Bottom Side

Туре	Description
	•
Input	Tri-state Input to Tri-state SDR Register
Input	Reset to the Tri-state Block
Input	Tri-state input to TSHX2 function
Input	Slow Speed System Clock
Input	High Speed Edge Clock
Input	Clock from DQS control Block used to generate DDR memory DQS output
Input	Clock from DQS control Block used to generate DDR memory DQ output
Output	Output of the Tri-state block
	Input Input Input Input Input Input Input

# 2.11. DDR Memory Support

### 2.11.1. DQS Grouping for DDR Memory

Some PICs have additional circuitry to allow the implementation of high-speed source synchronous and DDR3/DDR3L/LPDDR4 memory interfaces. The support varies by the edge of the device as detailed below.

The Bottom bank PIC has fully functional elements supporting DDR3/DDR3L/LPDDR4 memory interfaces. Every 12 PIO on the bottom side are grouped into one DQS group, as shown in Figure 2.28. Within each DQS group, there are two pre-placed pins for DQS and DQS# signals. The rest of the pins in the DQS group can be used as DQ signals and DM signal. The number of the pins in each DQS group bonded out is package dependent. DQS groups with less than 11 pins bonded out can only be used for Command/Address busses. In DQS groups with more than 11 pins bonded out, up to two pre-defined pins are assigned to be used as virtual V<sub>CCIO</sub>, by driving these pins to HIGH, and connecting these pins to V<sub>CCIO</sub> power supply. These



connections create soft connections to  $V_{CCIO}$  thru these output pins, and make better connections on  $V_{CCIO}$  to help to reduce SSO noise. For details, refer to MachXO5-NX High-Speed I/O Interface (FPGA-TN-02286).




Figure 2.28. DQS Grouping on the Bottom Edge

# 2.11.2. DLL Calibrated DQS Delay and Control Block (DQSBUF)

To support DDR memory interfaces (DDR3/DDR3L/LPDDR4), the DQS strobe signal from the memory must be used to capture the data (DQ) in the PIC registers during memory reads. This signal is output from the DDR memory device aligned to data transitions and must be time shifted before it can be used to capture data in the PIC. This time shift is achieved by using DQSBUF programmable delay line in the DQS Delay Block (DQS read circuit). The DQSBUF is implemented as a slave delay line and works in conjunction with a master DDRDLL.

This block also includes slave delay line to generate delayed clocks used in the write side to generate DQ and DQS with correct phases within one DQS group. There is a third delay line inside this block used to provide the write-leveling feature for DDR write if needed.

Each of the read and write side delays can be dynamically shifted using margin control signals that can be controlled by the core logic.



FIFO Control Block included here generates the Read and Write Pointers for the FIFO block inside the Input Register Block. These pointers are generated to control the DQS to ECLK domain crossing using the FIFO module.




Figure 2.29. DQS Control and Delay Block (DQSBUF)

**Table 2.9. DQSBUF Port List Description** 

Name	Туре	Description	
DQSI	Input	DQS signal from IO through the PIC.	
PAUSE	Input	To stop ECLK for DDR3/LPDDR4 Write leveling and DLL code update.	
RDCLKSEL[3:0]	Input	Select read clock source and polarity control (from CIB).	
RDDIR	Input	0 – to increase the code. 1 – to decrease the code for DDR read.	
RDLOADN	Input	1b0 – When mc1_mt_en_read=1b1 and read_load_n=1b0 the read_move pulse needs to be generated to the load the preload value consisting of the {mc1_sign_read, mc1_s_read [8:0]} value.  1b1 – When counter has preload value, read_move pulse can be used to increment and decrement the counter based on the read_direction signal value and mc1_mt_en_write should be set 1b1.	
READ[3:0]	Input	Read signal for DDR read mode (from CIB).	
READMOVE	Input	Move pulse needs to be at least 1 sclk cycle and should be greater than 5ns at TT corner. Pulse is used along with the eclk to generate the internal 'mov' signal to update the counter by one value. The count up or down is determined by the read_direction port.	
RST	Input	DQS reset control for both DDR/CDR modes (from CIB).	
SCLK	Input	SCLK from SCLK tree (CIB).	
SELCLK	Input	Select the clock to be used between the output of the read section's delay cell or sclk.	
WRDIR	Input	0 – to increase the code. 1 – to decrease the code for DDR write.	



Name	Туре	Description	
WRLOAD_N	Input	1b0 – When mc1_mt_en_write=1b1 and write_load_n=1b0 the write_move pulse needs to be generated to the load the preload value consisting of the {mc1_sign_write, mc1_s_write [8:0]} value.  1b1 – When counter has preload value, write_move pulse can be used to increment and decrement the counter based on the write_direction signal value and mc1_mt_en_write should be set 1b1.	
WRLVDIR	Input	<ul><li>0 – to increase the code.</li><li>1 – to decrease the code for DDR write leveling.</li></ul>	
WRLVLOAD_N	Input	1b0 – 9-bit counter in reset operation.  1b1 – When mc1_mt_en_write_leveling=1b1 and write_leveling_load_n=1b1 the counter can be incremented/decremented based on the direction signal using the write_leveling_move signal.	
WRLVMOVE	Input	Move pulse needs to be at least 1 sclk cycle and should be greater than 5 ns at TT corner. Pulse is used along with the eclk to generate the internal 'mov' signal to update the counter by one value. The count up or down is determined by the write_leveling_direction port.	
WRMOVE	Input	Move pulse needs to be at least 1 sclk cycle and should be greater than 5ns at TT corner. Pulse is used along with the eclk to generate the internal 'mov' signal to update the counter by one value. The count up or down is determined by the write_direction port.	
ECLKIN	Input	ECLK from four different ECLK tree output.	
RSTSMCNT	Input	Signal to reset the smoothing counters used for the Read, Write, and Write leveling delays.	
DLLCODE[8:0]	Input	DLL code selected from the DLL code routing mux.	
BTDETECT	Output	READ burst detect output (to CIB).	
BURSTDETECT	Output	The burst_det_sclk signal is generated using burst_det and is asserted on the rising edge of SCLK.	
DATAVALID	Output	Data Valid Flag for READ mode (to CIB).	
DQSW	Output	ECLK phase shifted or delayed, goes to the dqsw tree through the PIC.	
DQSWRD	Output	The read training clock adjusted in the write section. The read_clk_sel[3:0] determines the selected delay and read enable position.	
RDPNTR[2:0]	Output	FIFO control READ pointer (3-bits) to FIFO in PIC (through each tree to IOL).	
READCOUT	Output	Margin test output flag for READ to indicate the under-flow or over-flow.	
DQSR90	Output	DQSI phase shifted or delayed by 90-degree output (through DQSR tree to IOL).	
DQSW270	Output	ECLK phase shifted or delayed by 270-degree output (through DQSW270 tree to IOL).	
WRCOUT	Output	Margin test output flag for WRITE to indicate the under-flow or over-flow.	
WRLVCOUT	Output	Margin test output flag for WRITE LEVELING to indicate the under-flow or over-flow.	
WRPNTR[2:0]	Output	FIFO control WRITE pointer (3-bits) to FIFO in PIC (through each tree to IOL).	



# 2.12. sysI/O Buffer

Each I/O is associated with a flexible buffer referred to as a sysI/O buffer. These buffers are arranged around the periphery of the device in groups referred to as banks. The sysI/O buffers allow you to implement the wide variety of standards that are found in today's systems including LVDS, HSUL, SSTL, and LVSTL Class I and II, LVCMOS, LVTTL, and MIPI.

The MachXO5-NX family contains multiple Programmable I/O Cell (PIC) blocks. Each PIC contains two Programmable I/O, PIOA and PIOB. Each PIO includes a sysI/O buffer and I/O logic. Two adjacent PIO can be joined to provide a differential I/O pair. These two pairs are referred to as True and Comp, where True Pad is associated with the positive side of the differential I/O, and the complement with the negative.

The top, left and right side banks support I/O standards from 3.3 V to 1.0 V while the bottom supports I/O standards from 1.8 V to 1.0 V. Every pair of I/O on the bottom bank also have a true LVDS and SLVS Tx Driver. In addition, the bottom bank supports single-ended input termination. Both static and dynamic termination are supported. Dynamic termination is used to support the DDR/LPDDR interface standards. For more information about DDR implementation in I/O Logic and DDR memory interface support, refer to MachXO5-NX High-Speed I/O Interface (FPGA-TN-02286).

### 2.12.1. Supported sysI/O Standards

MachXO5-NX sysI/O buffer supports both single-ended differential and differential standards. Single-ended standards can be further subdivided into internally ratioed standards, such as LVCMOS, LVTTL, and external referenced standards such as HSUL, SSTL, and LVSTL. The buffers support the LVTTL, LVCMOS 1.0 V, 1.2 V, 1.5 V, 1.8 V, 2.5 V, and 3.3 V standards. Differential standards supported include LVDS, SLVS, differential LVCMOS, differential SSTL, differential HSUL, and differential LVSTL. For better support of video standards, subLVDS and MIPI\_D-PHY are also supported. Table 2.10 and Table 2.11 provide a list of sysI/O standards supported in MachXO5-NX devices.

Table 2.10. Single-Ended I/O Standards

Standard	Input	Output	Bi-directional
LVTTL33	Yes	Yes	Yes
LVCMOS33	Yes	Yes	Yes
LVCMOS25	Yes	Yes	Yes
LVCMOS18	Yes	Yes	Yes
LVCMOS15	Yes	Yes	Yes
LVCMOS12	Yes	Yes	Yes
LVCMOS10	Yes	No	No
HTSL15 I	Yes	Yes	Yes
SSTL 15 I	Yes	Yes	Yes
SSTL 135 I	Yes	Yes	Yes
HSUL12	Yes	Yes	Yes
LVSTL_I <sup>2</sup>	Yes	Yes	Yes
LVSTL_II <sup>2</sup>	Yes	Yes	Yes
LVCMOS18H	Yes	Yes	Yes
LVCMOS15H	Yes	Yes	Yes
LVCMOS12H	Yes	Yes	Yes
LVCMOS10H	Yes	Yes	Yes
LVCMOS10R	Yes	_	Yes <sup>1</sup>

#### Notes:

- Output supported by LVCMOS10H.
- Only supported in LFMXO5-55TD devices.



Table 2.11. Differential I/O Standards

Standard	Input	Output	Bi-directional
LVDS	Yes	Yes	Yes
SUBLVDS	Yes	No	_
SLVS	Yes	Yes	_
SUBLVDSE	_	Yes	_
SUBLVDSEH	_	Yes	_
LVDSE	_	Yes	_
MIPI_D-PHY	Yes	Yes	Yes
HSTL15D_I	Yes	Yes	Yes
SSTL15D_I	Yes	Yes	Yes
SSTL15D_II	Yes	Yes	Yes
SSTL135D_I	Yes	Yes	Yes
SSTL135D_II	Yes	Yes	Yes
LVSTLD_I <sup>1</sup>	_	_	Yes
LVSTLD_II <sup>1</sup>	_	_	Yes
HSUL12D	Yes	Yes	Yes
LVTTL33D	_	Yes	_
LVCMOS33D	_	Yes	_
LVCMOS25D	_	Yes	_

#### Note:

# 2.12.2. sysl/O Banking Scheme

MachXO5-NX device has up to ten banks in total. There are two banks on the top, three banks each at the left and right side of the device, and two on the bottom side of the device. For LFMXO5-NX-15D,Bank 1 can only support  $V_{\text{CCIO}}$  3.3 V, Bank 0, Bank 2, Bank 3, Bank 4, Bank 7, Bank 8 and Bank 9 support up to  $V_{\text{CCIO}}$  3.3 V, while Bank 5 and Bank 6 can support up to  $V_{\text{CCIO}}$  1.8 V. In addition, Bank 5 and Bank 6 support two VREF input for its flexibility to receive two different referenced input levels on the same bank. Figure 2.30 shows the location of each bank. For LFMXO5-55TD, Bank 0 can only support  $V_{\text{CCIO}}$  3.3 V, Bank 1, Bank 2, Bank 6 and Bank 7 support up to  $V_{\text{CCIO}}$  3.3 V, while Bank 3, Bank 4 and Bank 5 can support up to  $V_{\text{CCIO}}$  1.8 V. In addition, Bank 3, Bank 4 and Bank 5 support two VREF input for its flexibility to receive two different referenced input levels on the same bank. Figure 2.31 shows the location of each bank.

<sup>1.</sup> Only supported in LFMXO5-55TD devices.






Figure 2.30. sysI/O Banking of LFMXO5-15D Devices




Figure 2.31. sysI/O Banking of LFMXO5-55TD Devices

© 2025 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



### Typical sysI/O I/O Behavior during Power-up

The internal Power-On-Reset (POR) signal is deactivated when  $V_{CC}$  and  $V_{CCAUX}$  have reached satisfactory levels. After the POR signal is deactivated, the FPGA core logic becomes active. It is your responsibility to ensure that all other  $V_{CCIO}$  banks are active with valid input logic levels to properly control the output logic states of all the I/O banks that are critical to the application. For more information on controlling the output logic state with valid input logic levels during power-up in MachXO5-NX devices, refer to the list of technical documentation in the References section.

The  $V_{CC}$  and  $V_{CCAUX}$  supply the power to the FPGA core fabric, whereas the  $V_{CCIO}$  supplies power to the I/O buffers. In order to simplify the system design while providing consistent and predictable I/O behavior, it is recommended that the I/O buffers be powered-up prior to the FPGA core fabric. For different power supply voltage level by the I/O banks, refer to sysI/O User Guide for Nexus Platform (FPGA-TN-02067) for detailed information.

### **VREF1 and VREF2**

Bank 5 and Bank 6 can support two separate VREF input voltage, VREF1, and VREF2. To assign a VREF driver, use IO\_Type = VREF1\_DRIVER or VREF2\_DRIVER. To assign VREF to a buffer, use VREF1\_LOAD or VREF2\_LOAD.

### sysI/O Standards Supported by I/O Bank

All banks can support multiple I/O standards under the  $V_{\text{CCIO}}$  rules discussed above. Table 2.12 and Table 2.13 summarize the I/O standards supported on various sides of the MachXO5-NX device.

Table 2.12. Single-Ended I/O Standards Supported on Various Sides

Standard	Top <sup>1</sup>	Left	Right	Bottom
LVTTL33	Yes	Yes	Yes	_
LVCMOS33	Yes	Yes	Yes	_
LVCMOS25	Yes	Yes	Yes	_
LVCMOS18	Yes	Yes	Yes	_
LVCMOS15	Yes	Yes	Yes	_
LVCMOS12	Yes	Yes	Yes	_
LVCMOS10	Yes	Yes	Yes	_
LVCMOS18H	_	_	_	Yes
LVCMOS15H	_	_	_	Yes
LVCMOS12H	_	_	_	Yes
LVCMOS10H	_	_	_	Yes
LVCMOS10R	_	_	_	Yes
HTSL15 I	_	_	_	Yes
SSTL 15 I, II	_	_	_	Yes
SSTL 135 I, II	_	_	_	Yes
HSUL12	_	_	_	Yes
LVSTL I, II <sup>2</sup>	_	_	_	Yes

### Notes:

- 1. For LFMXO5-15D device, Bank 1 can only support 3.3 V V<sub>CCIO</sub>. For LFMXO5-55TD device, Bank 0 can only support 3.3 V V<sub>CCIO</sub>.
- 2. Only available in LFMXO5-55TD device.

Table 2.13. Differential I/O Standards Supported on Various Sides

Standard	Top <sup>1</sup>	Left	Right	Bottom
LVDS	_		_	Yes
SUBLVDS	_	_	_	Yes
SLVS	_	_	_	Yes

49



Standard	Top <sup>1</sup>	Left	Right	Bottom
SUBLVDSE	Yes	Yes	Yes	_
SUBLVDSEH	_	_	_	Yes
LVDSE	Yes	Yes	Yes	_
MIPI_D-PHY	_	_	_	Yes
HSTL15D_I	_	_	_	Yes
SSTL15D_I	_	_	_	Yes
SSTL15D_II	_	_	_	Yes
SSTL135D_I	_	_	_	Yes
SSTL135D_II	_	_	_	Yes
LVSTLD_I2	_	_	_	Yes
LVSTLD_II2	_	_	_	Yes
HSUL12D	_	_	_	Yes
LVTTL33D	Yes	Yes	Yes	_
LVCMOS33D	Yes	Yes	Yes	_
LVCMOS25D	Yes	Yes	Yes	_

#### Notes:

- 1. For LFMXO5-15D device, Bank 1 can only support 3.3 V VCCIO. For LFMXO5-55T/LFMXO5-100T device, Bank 0 can only support 3.3 V VCCIO.
- 2. Only available in LFMXO5-55TD device.

### **Hot Socketing**

MachXO5-NX devices have been carefully designed to ensure predictable behavior during power-up and power-down. During power-up and power-down sequences, the I/O remain in tri-state until the power supply voltage is high enough to ensure reliable operation. In addition, leakage into I/O pins is controlled within specified limits. Top/Left/Right Bank wide range I/O (excluding INITN/DONE) are fully hot socketable, while Bottom Bank are not supported.

### 2.12.3. sysI/O Buffer Configurations

This section describes the various sysl/O features available on the MachXO5-NX device. Refer to sysl/O User Guide for Nexus Platform (FPGA-TN-02067) for detailed information.

# 2.13. Analog Interface

In select speed grades, the MachXO5-NX family provides an analog interface, consisting of two Analog to Digital Convertors (ADC), three continuous time comparators and an internal junction temperature monitoring diode. See Ordering Information for more details. The two ADCs can sample the input sequentially or simultaneously.

# 2.13.1. Analog to Digital Converters

The Analog to Digital Convertor is a 12-bit, 1 MSPS SAR (Successive Approximation Resistor/capacitor) architecture converter. The ADC supports both continuous and single shot conversion modes.

The ADC input is selected among pre-selected GPIO input pairs, dedicated analog input pair, the internal junction temperature sensing diode and internal voltage rails. The input signal can be converted in either uni-polar or bi-polar mode.

The reference voltage is selectable between the 1.2 V internal reference generator and an external reference. The ADC can convert up to a 1.8 V input signal with a 1.8 V external reference voltage. The ADC has an auto-calibration function which calibrates the gain and offset.



### 2.13.2. Continuous Time Comparators

The continuous-time comparator can be used to compare a pre-selected GPIO input pairs or one dedicated comparator input pair. The output of the comparator is provided as continuous and latched data.

### 2.13.3. Internal Junction Temperature Monitoring Diode

On-die junction temperature can be monitored using the internal junction temperature monitoring diode. The PTAT (proportional to absolute temperature) diode voltage can be monitored by the ADC to provide a digital temperature readout. Refer to ADC User Guide for Nexus Platform (FPGA-TN-02129) for more details.

# 2.14. IEEE 1149.1-Compliant Boundary Scan Testability

All MachXO5-NX devices have boundary scan cells that are accessed through an IEEE 1149.1 compliant Test Access Port (TAP). This allows functional testing of the circuit board on which the device is mounted through a serial scan path that can access all critical logic nodes. Internal registers are linked internally, allowing test data to be shifted in and loaded directly onto test nodes, or test data to be captured and shifted out for verification. The test access port consists of dedicated I/O: TDI, TDO, TCK, and TMS. For LFMXO5-55TD device, the test access port must be enabled by loading a configuration image into the device prior to IEEE 1149.1 BSCAN test access. The test access port uses  $V_{\text{CCIO2}}$  for power supply. The test access port is supported for  $V_{\text{CCIO2}} = 1.8 \text{ V} - 3.3 \text{ V}$ .

# 2.15. Device Configuration

Unlike the conventional FPGA, MachXO5-NX RoT devices do not support fast configuration via all sysCONFIG pins, i.e. JTAG, Serial SPI and I2C/I3C. To run user design in MachXO5-NX RoT devices, you need to provision the booting image into the internal flash as part of the provisioning process. Refer to MachXO5-NX Device Provisioning User Guide (FPGA-TN-02333) for more information about the provisioning process on the MachXO5-NX RoT devices.

### 2.15.1. Dual-Boot Image Support

Dual-boot is supported for applications requiring reliable remote updates of configuration data for the system FPGA. After the primary image is provisioned into CFGO, a new boot image can be downloaded remotely and stored in CFG1. Any time after the update, the MachXO5-NX devices can be re-booted from this new configuration file. If there is a problem, such as corrupt data during download or incorrect version number with this new boot image, the MachXO5-NX device can revert back to the original running image and try again. This all can be done without power cycling the system.

# 2.16. Single Event Upset (SEU) Support

MachXO5-NX devices are unique due to the underlying technology used to build these devices, and is much more robust and less prone to soft errors.

MachXO5-NX devices have an improved hardware implemented Soft Error Detection (SED) circuit that can be used to detect SRAM errors and thus allow the errors to be corrected. There are two layers of SED implemented in the MachXO5-NX device making it more robust and reliable.

The SED hardware in MachXO5-NX devices is part of the Configuration block. The SED module in the MachXO5-NX device is an enhanced version as compared to the SED modules implemented in other Lattice devices. The configuration data is divided into frames so that the entire FPGA can be programmed precisely with ease. The SED hardware reads data from the FPGAs configuration memory and performs Error Correcting Code (ECC) calculation on every frame of configuration data (see Figure 2.1). Once a single bit of



error is detected, Soft Error Upset (SEU), a notification is generated and SED resumes operation. For single bit errors, the corrected value is rewritten to the particular frame using ECC information. If more than one-bit error is detected within one frame of configuration data, an error message is generated. MachXO5-NX devices also have a dedicated logic to perform Cycle Redundancy Code (CRC) checks. This CRC runs in parallel for the entire bitstream along with ECC.

After the ECC is calculated on all frames of configuration data, Cyclic Redundancy Check (CRC) is calculated for the entire configuration data (bitstream). The data that is read, and the ECC and CRC calculated, do not include EBR Big SRAM and distributed RAM memory.

For further information on SED support, refer to Soft Error Detection (SED)/Correction (SEC) User Guide for Nexus Platform (FPGA-TN-02076).

# 2.17. On-Chip Oscillator

The MachXO5-NX device features two different frequency Oscillators. One is tailored for low-power operation that runs at low frequency (LFOSC). Both Oscillators are controlled with the internally generated current.

The LFOSC runs at nominal frequency of 128 kHz. The high frequency oscillator (HFOSC) runs at a nominal frequency of 450 MHz, and is divisible from 2 to 256 for output frequency between 1.758 MHz (div256) and 225 MHz (div2). The LFOSC always run, thus can be used to perform all always-on functions with the possible lowest power.

# 2.18. User I<sup>2</sup>C IP

The MachXO5-NX device has one I<sup>2</sup>C IP core. The core can be configured either as an I<sup>2</sup>C master or as an I<sup>2</sup>C slave. The pins for the I<sup>2</sup>C interface are pre-assigned.

The core has the option to delay either the input or the output, or both, by 50 ns nominal, using dedicated on-chip delay elements. This provides an easier interface with any external I<sup>2</sup>C components. In addition, 50 ns glitch filters are available for both SDA and SCL.

When the IP core is configured as master, it can control other devices on the I<sup>2</sup>C bus through the pre-assigned pin interface. When the core is configured as the slave, the device can provide, for example, I/O expansion to an I<sup>2</sup>C Master. The I<sup>2</sup>C core supports the following functionalities:

- Master and Slave operation
- 7-bit and 10-bit addressing
- Multi-master arbitration support
- Clock stretching
- Up to 1 MHz data transfer speed (Standard-Mode, Fast-Mode, Fast-Mode Plus)
- General Call support
- Optional receive and transmit data FIFOs with programmable sizes
- Optionally 50 ns delay on input or output data, or both
- Hard-connection and Programmable I/O connection support
- Programmable to a mode compliant with I3C requirements on legacy I<sup>2</sup>C Slave devices
- Fast-Mode and Fast-Mode Plus support
- Disabled Clock Stretching
- 50 ns SCL and SDA Glitch Filter
- Programmable 7-bit address



For further information on the User I<sup>2</sup>C, refer to I<sup>2</sup>C Hardened IP User Guide for Nexus Platform (FPGA-TN-02142).

# 2.19. User Flash Memory (UFM)

MachXO5-NX devices provide a UFM block that can be used for a variety of applications including initializing EBRs to store PROM data or as a general purpose User Flash Memory.

For enhanced security, access to the UFM in the MachXO5-NX-15D and MachXO5-NX-55TD devices is controlled by the Embedded Security and Function Block (ESFB). ESFB offers an AHB-Lite interface for the FPGA fabric to communicate with the UFM. You can also access the UFM block through the ESFB through the LFMXO5-15D and LFMXO5-55TD JTAG provided the JTAG register interface is not locked in customer lock policy.

You can define up to eight UFM sectors, the starting address of each UFM sector and the size of UFM in customer policy.

### 2.20. Trace ID

Each MachXO5-NX device contains a unique (per device) TraceID that can be used for tracking purposes or for IP security applications. The TraceID is 64 bits long. Eight out of 64 bits are user-programmable, the remaining 56 bits are factory-programmed. The Trace ID can be read by executing the ESFB API. Refer to Embedded Security and Function Block User Guide for MachXO5-NX (15D) (FPGA-TN-02320) and Embedded Security and Function Block with Advanced Key Management for MachXO5-NX (55TD) Devices (FPGA-TN-02353) for ESFB API detail information.

# 2.21. Peripheral Component Interconnect Express (PCIe)

The MachXO5-NX-55TD device features one hardened PCIe block on the top side of the device. The PCIe block implements all the three layers defined by the PCI Express Specification: Physical, Data Link, and Transaction, as shown in Figure 2.32. Below is a summary of the features supported by the PCIe bock:

- Gen 1 (2.5 Gbps) and Gen 2 (5.0 Gbps) speed
- PCIe Express Base Specification 3.0 compliant including compliance with earlier PCI Express Specifications
- ×1 or ×1+×1 Bifurcation mode
- Multi-function support with up to four physical functions
- Endpoint
- Type 0 configuration registers in Endpoint mode
- Complete error-handling support
- 32-bit core data width
- Many power management features including power budgeting






Figure 2.32. PCIe Core

The hardened PCIe block can be instantiated with the primitive PCIe through Lattice Radiant software, however, it is not recommended to directly instantiate the PCIe primitive itself. It is highly recommended to generate the PCIe Endpoint Soft IP through the Radiant IP Catalog and IP Block Wizard instead. In Figure 2.33, the PCIe core is configured as Endpoint using a Soft IP wrapper that provides useful functions such as bridging support for bus interfaces and DMA applications. In addition to the standard Transaction Layer Packet (TLP) interface, the data interface can also be configured to be AXI4 or AHB-Lite as well. The PCIe hardened block also features a register interface for LMMI and User Configuration Space Register Interface (UCFG). The PCIe block has many registers that contain information about the current status of the PCIe block as well as the capability to dynamically switch PCIe settings. One easy way to access these registers is through the Reveal Controller Tool.

For more information about the PCIe soft IP, refer to the PCIe X4 IP Core — Lattice Radiant Software (FPGA-IPUG-02126) document.






Figure 2.33. PCIe Soft IP Wrapper

# 2.22. Cryptographic Engine

The MachXO5-NX family of devices support several cryptographic features that helps customer secure their design. Some of the key cryptographic features include Advanced Encryption Standard (AES) and Hashing Algorithms and true random number generator (TRNG). The MachXO5-NX device also features the bitstream encryption (using AES-256) used for protecting confidential FPGA bitstream data, and the bitstream authentication (using ECDSA) maintaining the bitstream integrity and protecting the FPGA design bitstream from being copied and tampered.

The Embedded Security and Function Block (ESFB) is the main engine (Figure 2.34) that is responsible for the bitstream security of MachXO5-NX RoT devices. You can pre-authenticate the bitstream using ECDSA, RSA, LMS, XMSS or ML-DSA during device provisioning. Once the bitstream is authenticated and the device is ready for user functions, the ESFB is available for implementing various cryptographic functions in your FPGA design. Refer Table 2.14 for supported security features for all MachXO5-NX RoT devices.

Table 2.14. Supported Secur	tv Features for	Various RoT Devices
-----------------------------	-----------------	---------------------

Security Features	LFMXO5- 15D	LFMXO5- 20TD	LFMXO5- 20TDQ	LFMXO5- 30TD	LFMXO5- 30TDQ	LFMXO5- 55TD	LFMXO5- 55TDQ
Bitstream authentication	ECDSA-384	ECDSA-384	ECDSA-384, LMS, XMSS	ECDSA-384	ECDSA-384, LMS, XMSS	ECDSA- 256/384/521, RSA-3K/4K	ECDSA- 256/384/521, LMS, XMSS, ML-DSA
Bitstream encryption	AES-CBC	AES-CBC	AES-CBC	AES-CBC	AES-CBC	AES-CBC	AES-CBC
ECDSA signing and authentication	256/384	256/384	256/384	256/384	256/384	256/384/521	256/384/521
RSA 3K/4K signing, authentication and encryption	_	_	_	_	_	Yes	_

© 2025 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Security Features	LFMXO5- 15D	LFMXO5- 20TD	LFMXO5- 20TDQ	LFMXO5- 30TD	LFMXO5- 30TDQ	LFMXO5- 55TD	LFMXO5- 55TDQ
SHA/HMAC	256/384	256/384/512	256/384/512	256/384/512	256/384/512	256/384/512	256/384/512
SHA-3/SHAKE	_	_	_	_	_	_	Yes
ECIES/ECDH	256/384	256/384	256/384	256/384	256/384	256/384/521	256/384/521
PQC	_	_	LMS, XMSS	_	LMS, XMSS	_	LMS, XMSS, ML-DSA, ML-KEM
AES-256	CBC	CBC	CBC	CBC	CBC	CBC/GCM	CBC/GCM
Unique ID	Yes	Yes	Yes	Yes	Yes	Yes	Yes
TRNG	Yes	Yes	Yes	Yes	Yes	Yes	Yes
ECDSA Public/Private Key Pair Generation	256/384	256/384	256/384	256/384	256/384	256/384/521	256/384/521
ML-DSA Public/Private Key Pair Generation	_	_	_	_	_	_	Yes

For more information about the ESFB, refer to the Embedded Security Function Bock (ESFB) User Guide for MachXO5-NX (15D) Devices (FPGA-TN-02320), MachXO5-NX (55TD) Devices (FPGA-TN-02353) and MachXO5-NX (55TDQ) Devices (FPGA-TN-02414).




Figure 2.34. Embedded Security Function Block (ESFB) Block Diagram

### Notes:

- 1. Not available in LFMXO5-55TD and LFMXO5-55TDQ devices.
- 2. Only available in LFMXO5-55TD and LFMXO5-55TDQ devices.
- 3. Refer to Table 2.14 for supported security features for various devices.



# 3. DC and Switching Characteristics for LFMXO5-15D Commercial and Industrial

All specifications in this section are characterized within recommended operating conditions unless otherwise specified.

# 3.1. Absolute Maximum Ratings

**Table 3.1. Absolute Maximum Ratings** 

Symbol	Parameter	Min	Max	Unit
V <sub>CC</sub> , V <sub>CCECLK</sub>	Supply Voltage	-0.5	1.10	V
V <sub>CCAUX</sub> , V <sub>CCAUXA</sub> , V <sub>CCAUXH5</sub> , V <sub>CCAUXH6</sub>	Supply Voltage	-0.5	1.98	V
V <sub>CCIO0, 1, 2, 3, 4, 7, 8, 9</sub>	I/O Supply Voltage	-0.5	3.63	V
V <sub>CCIO5, 6</sub>	I/O Supply Voltage	-0.5	1.98	V
V <sub>CCADC18</sub>	ADC Block 1.8 V Supply Voltage	-0.5	1.98	V
V <sub>CCADC18</sub>	ADC Block 1.8 V Supply Voltage	-0.5	1.98	V
_	Input or I/O Voltage Applied, Bank 0, Bank 1, Bank 2, Bank 3, Bank 4, Bank 7, Bank 8, Bank 9	-0.5	3.63	V
_	Input or I/O Voltage Applied, Bank 5, Bank 6	-0.5	1.98	V
T <sub>A</sub>	Storage Temperature (Ambient)	-65	150	°C
T <sub>J</sub>	Junction Temperature	_	+125	°C

### Notes:

- Stress above those listed under the Absolute Maximum Ratings may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
- Compliance with the Lattice Thermal Management document is required.
- All voltages referenced to GND.
- All V<sub>CCAUX</sub> should be connected on PCB.

# 3.2. Recommended Operating Conditions<sup>1, 2, 3</sup>

**Table 3.2. Recommended Operating Conditions** 

Symbol	Parameter	Conditions	Min	Тур.	Max	Unit
V <sub>CC</sub> , V <sub>CCECLK</sub>	Core Supply Voltage	V <sub>CC</sub> = 1.0	0.95	1.00	1.05	V
V <sub>CCAUX</sub>	Auxiliary Supply Voltage	Bank 0, Bank 1, Bank 2, Bank 3, Bank 4, Bank 7, Bank 8, Bank 9	1.746	1.80	1.89	V
V <sub>CCAUXH5/6</sub>	Auxiliary Supply Voltage	Bank 5, Bank 6	1.746	1.80	1.89	V
V <sub>CCAUXA</sub>	Auxiliary Supply Voltage for core logic	_	1.746	1.80	1.89	V
		V <sub>CCIO</sub> = 3.3 V, Bank 0, Bank 1, Bank 2, Bank 3, Bank 4, Bank 7, Bank 8, Bank 9	3.135	3.30	3.465	V
V <sub>CCIO</sub>	I/O Driver Supply Voltage	V <sub>CCIO</sub> = 2.5 V, Bank 0, Bank 3, Bank 4, Bank 7, Bank 8, Bank 9	2.375	2.50	2.625	V
		V <sub>CCIO</sub> = 1.8 V, All Banks except Bank 1 and Bank 2	1.71	1.80	1.89	V
		V <sub>CCIO</sub> = 1.5 V, All Banks except Bank 1 and Bank 2	1.425	1.50	1.575	V



Symbol	Parameter	Conditions	Min	Тур.	Max	Unit
		V <sub>CCIO</sub> = 1.35 V, All Banks except Bank 1 and Bank 2 (For DDR3L Only)	1.2825	1.35	1.4175	٧
		V <sub>CCIO</sub> = 1.2 V, All Banks except Bank 1 and Bank 2	1.14	1.20	1.26	V
		V <sub>CCIO</sub> = 1.0 V, Bank 5, Bank 6	0.95	1.00	1.05	V
<b>ADC External Powe</b>	r Supplies					
V <sub>CCADC18</sub>	ADC 1.8 V Power Supply	_	1.71	1.80	1.89	V
Operating Tempera	iture					
t <sub>JCOM</sub>	Junction Temperature, Commercial Operation	_	0	_	85	°C
t <sub>JIND</sub>	Junction Temperature, Industrial Operation	_	-40	_	100	°C

#### Notes:

- 1. For correct operation, all supplies must be held in their valid operation voltage range.
- 2. All supplies with same voltage should be from the same voltage source. Proper isolation filters are needed to properly isolate noise from each other.
- 3. Common supply rails must be tied together.

# 3.3. Power Supply Ramp Rates

**Table 3.3. Power Supply Ramp Rates** 

Symbol	Parameter	Min	Тур	Max	Unit
t <sub>RAMP</sub>	Power Supply ramp rates for all supplies <sup>1</sup>	0.1	1	50	V/ms

### Notes:

- 1. Assumes monotonic ramp rates.
- 2. All supplies need to be in the operating range as defined in Recommended Operating Conditions when the device has completed configuration and entering into User Mode. Supplies that are not in the operating range needs to be adjusted to faster ramp rate, or you have to delay configuration or wake up.

# 3.4. Power up Sequence

Power-On-Reset (POR) puts the MachXO5-NX device into a reset state. There is no power up sequence required for the MachXO5-NX device.

Table 3.4. Power-On Reset

Symbol	Parameter	Parameter		Тур	Max	Unit
V <sub>PORUP</sub>	Power-On-Reset ramp-up trip	V <sub>CC</sub>	0.73	_	0.83	V
	point (Monitoring V <sub>CC</sub> , V <sub>CCAUX</sub> ,	V <sub>CCAUX</sub>	1.34	_	1.62	V
	V <sub>CCI01</sub> , and V <sub>CCI02</sub> )	V <sub>CCIO1</sub> ,V <sub>CCIO2</sub>	0.89	_	1.05	V
V <sub>PORDN</sub>	Power-On-Reset ramp-up trip	V <sub>CC</sub>	0.51	_	0.81	V
	point (Monitoring $V_{\text{CC}}$ and $V_{\text{CCAUX}}$ )	V <sub>CCAUX</sub>	1.38	_	1.59	V

# 3.5. On-Chip Programmable Termination

The MachXO5-NX devices support a variety of programmable on-chip terminations options, including:

- Dynamically switchable Single-Ended Termination with programmable resistor values of 40  $\Omega$ , 50  $\Omega$ , 60  $\Omega$ , or 75  $\Omega$ .
- Common mode termination of 100  $\Omega$  for differential inputs.






Figure 3.1. On-Chip Termination

See Table 3.5 for termination options for input modes.

**Table 3.5. On-Chip Termination Options for Input Modes** 

IO_TYPE	Differential Termination Resistor <sup>1, 2</sup>	Terminate to V <sub>CCIO</sub> /2 <sup>1, 2</sup>
subLVDS	100, OFF	OFF
SLVS	100, OFF	OFF
MIPI_DPHY	100	OFF
HSTL15D_I	100, OFF	OFF
SSTL15D_I	100, OFF	OFF
SSTL135D_I	100, OFF	OFF
HSUL12D	100, OFF	OFF
LVCMOS15H	OFF	OFF
LVCMOS12H	OFF	OFF
LVCMOS10H	OFF	OFF
LVCMOS12H	OFF	OFF
LVCMOS10H	OFF	OFF
LVCMOS18H	OFF	OFF, 40, 50, 60, 75
HSTL15_I	OFF	50
SSTL15_I	OFF	OFF, 40, 50, 60, 75
SSTL135_I	OFF	OFF, 40, 50, 60, 75
HSUL12	OFF	OFF, 40, 50, 60, 75
LVSTL_I	OFF, OFF	40, 48, 60, 80, 120
LVSTL_II	OFF, OFF	80, 120

#### Notes

- TERMINATE to VCCIO/2 (Single-Ended) and DIFFRENTIAL TERMINATION RESISTOR when turned on can only have one setting per bank. Only bottom bank have this feature.
- 2. Use of TERMINATE to VCCIO/2 and DIFFRENTIAL TERMINATION RESISTOR are mutually exclusive in an I/O bank. On-chip termination tolerance –10%/+60%.

Refer to sysI/O User Guide for Nexus Platform (FPGA-TN-02067) for on-chip termination usage and value ranges.



# 3.6. Hot Socketing Specifications

### **Table 3.6. Hot Socketing Specifications for GPIO**

Symbol	Parameter	Condition	Min	Тур	Max	Unit
I <sub>DK</sub>	Input or I/O Leakage Current for Wide Range I/O (excluding INITN/DONE)	$0 < V_{IN} < V_{IH}(max)$ $0 < V_{CC} < V_{CC}(max)$ $0 < V_{CCIO} < V_{CCIO}(max)$ $0 < V_{CCAUX} < V_{CCAUX}(max)$	-1.5	-	1.5	mA

#### Notes:

- I<sub>DK</sub> is additive to I<sub>PU</sub>, I<sub>PD</sub>, or I<sub>BH</sub>.
- Hot socket specification defines when the hot socketed device's junction temperature is at 85 °C or below. When the hot socketed device's junction temperature is above 85 °C, the I<sub>DK</sub> current can exceed the above spec.
- Going beyond the hot socketing ranges specified here will cause exponentially higher Leakage currents and potential reliability issues. A total of 64mA per 8 I/O should not be exceeded.

# 3.7. Programming/Erase Specifications

Table 3.7. Programming/Erase Specifications<sup>1</sup>

Symbol	Parameter	Min	Max.	Units	
N	Flash Programming cycles per t <sub>RETENTION</sub>	-	10,000	Cycles	
N <sub>PROGCYC</sub>	Flash Write/Erase cycles	_	100,000	Cycles	
_	Data retention at 100 °C junction temperature	20	_	Vaara	
t <sub>retention</sub>	Data retention at 85 °C junction temperature	>20	_	Years	

#### Note:

1. A Write/Erase cycle is defined as any number of writes over time followed by one erase cycle.

### 3.8. ESD Performance

Refer to the MachXO5-NX Product Family Qualification Summary for complete qualification data, including ESD performance.



# 3.9. DC Electrical Characteristics

Table 3.8. DC Electrical Characteristics – Wide Range (Over Recommended Operating Conditions)

Symbol	Parameter	Condition	Min	Тур	Max	Unit
I <sub>IL</sub> , I <sub>IH</sub> <sup>1</sup>	Input or I/O Leakage current (Commercial/Industrial)	0 ≤ V <sub>IN</sub> ≤ V <sub>CCIO</sub>	_	_	10	μΑ
I <sub>IH</sub> <sup>2</sup>	Input or I/O Leakage current	$V_{CCIO} \le V_{IN} \le V_{IH} $ (max)	_	_	100	μΑ
I <sub>PU</sub>	I/O Weak Pull-up Resistor Current	$0 \le V_{IN} \le 0.7 \times V_{CCIO}$	-30	_	-150	μΑ
I <sub>PD</sub>	I/O Weak Pull-down Resistor Current	V <sub>IL</sub> (max) ≤ V <sub>IN</sub> ≤ V <sub>CCIO</sub>	30	_	150	μΑ
I <sub>BHLS</sub>	Bus Hold Low Sustaining Current	V <sub>IN</sub> = V <sub>IL</sub> (max)	30	_	_	μΑ
I <sub>BHHS</sub>	Bus Hold High Sustaining Current	$V_{IN} = 0.7 \times V_{CCIO}$	-30	_	_	μΑ
I <sub>BHLO</sub>	Bus hold low Overdrive Current	$0 \le V_{IN} \le V_{CCIO}$	_	_	150	μΑ
I <sub>внно</sub>	Bus hold high Overdrive Current	$0 \le V_{IN} \le V_{CCIO}$	_	_	-150	μΑ
V <sub>BHT</sub>	Bus Hold Trip Points	_	V <sub>IL</sub> (max)	_	V <sub>IH</sub> (min)	V

### Notes:

- 1. Input or I/O leakage current is measured with the pin configured as an input or as an I/O with the output tri-stated. Bus Maintenance circuits are disabled.
- The input leakage current I<sub>IH</sub> is the worst case input leakage per GPIO when the pad signal is high and also higher than the bank V<sub>CCIO</sub>. This is considered a mixed mode input.

Table 3.9. DC Electrical Characteristics – High Speed (Over Recommended Operating Conditions)

Symbol	Parameter	Condition	Min	Тур	Max	Unit
I <sub>IL</sub> , I <sub>IH</sub> <sup>1</sup>	Input or I/O Leakage	$0 \le V_{IN} \le V_{CCIO}$	_	_	10	μΑ
I <sub>PU</sub>	I/O Weak Pull-up Resistor Current	$0 \le V_{IN} \le 0.7 \times V_{CCIO}$	-30	_	-150	μΑ
I <sub>PD</sub>	I/O Weak Pull-down Resistor Current	$V_{IL}$ (max) $\leq V_{IN} \leq V_{CCIO}$	30	_	150	μΑ
I <sub>BHLS</sub>	Bus Hold Low Sustaining Current	V <sub>IN</sub> = V <sub>IL</sub> (max)	30	1	_	μΑ
I <sub>BHHS</sub>	Bus Hold High Sustaining Current	$V_{IN} = 0.7 \times V_{CCIO}$	-30	_	-	μΑ
I <sub>BHLO</sub>	Bus hold low Overdrive Current	$0 \le V_{IN} \le V_{CCIO}$	_	_	150	μΑ
Івнно	Bus hold high Overdrive Current	$0 \le V_{IN} \le V_{CCIO}$	_	_	-150	μΑ
V <sub>BHT</sub>	Bus Hold Trip Points	_	V <sub>IL</sub> (max)	_	V <sub>IH</sub> (min)	V

#### Note:

Table 3.10. Capacitors – Wide Range (Over Recommended Operating Conditions)

Symbo	l Parameter	Condition	Min	Тур	Max	Unit
C <sub>1</sub> <sup>1</sup>	I/O Capacitance	$V_{CCIO}$ = 3.3 V, 2.5 V, 1.8 V, 1.5 V, 1.2 V, $V_{CC}$ = typ., $V_{IO}$ = 0 to $V_{CCIO}$ + 0.2 V	-	6	_	pf
C <sub>2</sub> <sup>1</sup>	Dedicated Input Capacitance	$V_{CCIO}$ = 3.3 V, 2.5 V, 1.8 V, 1.5 V, 1.2 V, $V_{CC}$ = typ., $V_{IO}$ = 0 to $V_{CCIO}$ + 0.2 V	_	6	_	pf

### Note:

1.  $T_A 25 \, ^{\circ}\text{C}$ ,  $f = 1.0 \, \text{MHz}$ .

<sup>1.</sup> Input or I/O leakage current is measured with the pin configured as an input or as an I/O with the output tri-stated. Bus Maintenance circuits are disabled.



Table 3.11. Capacitors – High Performance (Over Recommended Operating Conditions)

Symbol	Parameter	Condition	Min	Тур	Max	Unit
C <sub>1</sub> <sup>1</sup>	I/O Capacitance	$V_{CCIO} = 1.8 \text{ V}, 1.5 \text{ V}, 1.2 \text{ V}, V_{CC} = \text{typ.},$ $V_{IO} = 0 \text{ to } V_{CCIO} + 0.2 \text{ V}$	_	6	_	pf
C <sub>2</sub> <sup>1</sup>	Dedicated Input Capacitance	$V_{CCIO} = 1.8 \text{ V}, 1.5 \text{ V}, 1.2 \text{ V}, V_{CC} = \text{typ.},$ $V_{IO} = 0 \text{ to } V_{CCIO} + 0.2 \text{ V}$	_	6	_	pf

#### Note:

Table 3.12. Single Ended Input Hysteresis – Wide Range (Over Recommended Operating Conditions)

IO_TYPE	V <sub>CCIO</sub>	TYP Hysteresis
LVCMOS33	3.3 V	250 mV
LVCMOS25	3.3 V	200 mV
	2.5 V	250 mV
LVCMOS18	1.8 V	180 mV
LVCMOS15	1.5 V	50 mV
LVCMOS12	1.2 V	0
LVCMOS10	1.2 V	0

Table 3.13. Single Ended Input Hysteresis – High Performance (Over Recommended Operating Conditions)

IO_TYPE	V <sub>CCIO</sub>	TYP Hysteresis
LVCMOS18H	1.8 V	180 mV
LVCNAOC4ELL	1.8 V	50 mV
LVCMOS15H	1.5 V	150 mV
LVCMOS12H	1.2 V	0
LVCMOS10H	1.0 V	0
MIPI-LP-RX	1.2 V	>25 mV

# 3.10. Supply Currents

For estimating and calculating current, use Power Calculator in Lattice Design Software.

This operating and peak current is design dependent, and can be calculated in Lattice Design Software. Some blocks can be placed into low current standby modes. Refer to Power Management and Calculation for Certus-NX, Certus-NX, and MachXO5-NX Devices (FPGA-TN-02257).

<sup>1.</sup>  $T_A 25 \,^{\circ}\text{C}$ ,  $f = 1.0 \,\text{MHz}$ .



# 3.11. sysI/O Recommended Operating Conditions

Table 3.14. sysI/O Recommended Operating Conditions

Standard	Cupport Pople	V <sub>ccio</sub> (Input)	V <sub>ccio</sub> (Output)
Standard	Support Banks	Тур.	Тур.
Single-Ended			
LVCMOS33	0, 1, 2, 3, 4, 7, 8, 9	3.3	3.3
LVTTL33	0, 1, 2, 3, 4, 7, 8, 9	3.3	3.3
LVCMOS25 <sup>1, 2</sup>	0, 2, 3, 4, 7, 8, 9	2.5, 3.3	2.5
LVCMOS18 <sup>1, 2</sup>	0, 2, 3, 4, 7, 8, 9	1.2, 1.5, 1.8, 2.5, 3.3	1.8
LVCMOS18H	5, 6	1.8	1.8
LVCMOS15 <sup>1, 2</sup>	0, 2, 3, 4, 7, 8, 9	1.2, 1.5, 1.8, 2.5, 3.3	1.5
LVCMOS15H1	5, 6	1.5, 1.8	1.5
LVCMOS12 <sup>1, 2</sup>	0, 2, 3, 4, 7, 8, 9	1.2, 1.5, 1.8, 2.5, 3.3	1.2
LVCMOS12H <sup>1</sup>	5, 6	1.2, 1.35 <sup>7</sup> , 1.5, 1.8	1.2
LVCMOS10 <sup>1</sup>	0, 2, 3, 4, 7, 8, 9	1.2, 1.5, 1.8, 2.5, 3.3	_
LVCMOS10H1	5, 6	1.0, 1.2, 1.35 <sup>7</sup> , 1.5, 1.8	1.0
LVCMOS10R <sup>1</sup>	5, 6	1.0, 1.2, 1.35 <sup>7</sup> , 1.5, 1.8	_
SSTL135_I, SSTL135_II <sup>3</sup>	5, 6	1.35 <sup>7</sup>	1.35
SSTL15_I, SSTL15_II <sup>3</sup>	5, 6	1.58	1.5 <sup>8</sup>
HSTL15_I <sup>3</sup>	5, 6	1.58	1.5 <sup>8</sup>
HSUL12 <sup>3</sup>	5, 6	1.2	1.2
MIPI D-PHY LP Input <sup>6</sup>	5, 6	1.2	1.2
Differential			
LVDS	5, 6	1.2, 1.35, 1.5, 1.8	1.8
LVDSE <sup>5</sup>	0, 2, 3, 4, 7, 8, 9	_	2.5
subLVDS	5, 6	1.2, 1.35, 1.5, 1.8	_
subLVDSE <sup>5</sup>	0, 2, 3, 4, 7, 8, 9	_	1.8
subLVDSEH <sup>5</sup>	5, 6	_	1.8
SLVS <sup>6</sup>	5, 6	1.0, 1.2, 1.35 <sup>7</sup> , 1.5, 1.8 <sup>4</sup>	1.2, 1.35 <sup>7</sup> , 1.5, 1.8 <sup>4</sup>
MIPI D-PHY <sup>6</sup>	5, 6	1.2	1.2
LVCMOS33D <sup>5</sup>	0, 1, 2, 3, 4, 7, 8, 9	_	3.3
LVTTL33D⁵	0, 1, 2, 3, 4, 7, 8, 9	_	3.3
LVCMOS25D <sup>5</sup>	0, 2, 3, 4, 7, 8, 9	_	2.5
SSTL135D_I, SSTL135D_II <sup>5</sup>	5, 6	_	1.357
SSTL15D_I, SSTL15D_II <sup>5</sup>	5, 6	_	1.5
HSTL15D_I <sup>5</sup>	5, 6	_	1.5
HSUL12D⁵	5, 6	_	1.2

### Notes:

- Single-ended input can mix into I/O Banks with V<sub>CCIO</sub> different from the standard requires due to some of these input standards use internal supply voltage source (V<sub>CC</sub>, V<sub>CCAUX</sub>) to power the input buffer, which makes them to be independent of V<sub>CCIO</sub> voltage. For more details, please refer to sysI/O User Guide for Nexus Platform (FPGA-TN-02067). The following is a brief guideline to follow:
  - a. Weak pull-up on the I/O must be set to OFF.
  - b. Bank 5 and Bank 6 I/O can only mix into banks with V<sub>CCIO</sub> higher than the pin standard, due to clamping diode on the pin in these banks. Bank 0, Bank 1, Bank 2, Bank 3, Bank 4, Bank 7, Bank 8 and Bank 9 does not have this restriction.
  - c. LVCMOS25 uses  $V_{CCIO}$  supply on input buffer in Bank 0, Bank 1, Bank 2, Bank 3, Bank 4, Bank 7, Bank 8 and Bank 9. It can be supported with  $V_{CCIO}$  = 3.3 V to meet the  $V_{IH}$  and  $V_{IL}$  requirements, but there is additional current drawn on  $V_{CCIO}$ . Hysteresis has to be disabled when using 3.3 V supply voltage.
  - d. LVCMOS15 uses  $V_{CCIO}$  supply on input buffer in Bank 5 and Bank 6. It can be supported with  $V_{CCIO}$  = 1.8 V to meet the  $V_{IH}$  and  $V_{IL}$  requirements, but there is additional current drawn on  $V_{CCIO}$ .

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-DS-02120-1.2 62

© 2025 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.



- 2. Single-ended LVCMOS inputs can mixed into I/O Banks with different V<sub>CCIO</sub>, providing weak pull-up is not used. For additional information on Mixed I/O in Bank V<sub>CCIO</sub>, refer to sysI/O User Guide for Nexus Platform (FPGA-TN-02067).
- These inputs use differential input comparator in Bank 5 and Bank 6. The differential input comparator uses V<sub>CCAUXH</sub> power supply. These inputs require the V<sub>REF</sub> pin to provide the reference voltage in the Bank. Refer to sysI/O User Guide for Nexus Platform (FPGA-TN-02067) for details.
- 4. All differential inputs use differential input comparator in Bank 5 and Bank 6. The differential input comparator uses V<sub>CCAUXH</sub> power supply. There is no differential input signaling supported in Bank 0, Bank 1, Bank 2, Bank 3, Bank 4, Bank 7, Bank 8 and Bank 9.
- These outputs are emulating differential output pair with single-ended output drivers with true and complement outputs
  driving on each of the corresponding true and complement output pair pins. The common mode voltage, V<sub>CM</sub>, is ½ × V<sub>CCIO</sub>. Refer
  to sysI/O User Guide for Nexus Platform (FPGA-TN-02067) for details.
- 6. Soft MIPI D-PHY HS using sysl/O is supported with SLVS input and output that can be placed in banks with  $V_{CCIO}$  voltage shown in SLVS. D-PHY with HS and LP modes supported needs to be placed in banks with  $V_{CCIO}$  voltage = 1.2 V. Soft MIPI D-PHY LP input and output using sysl/O are supported with LVCMOS12.
- 7.  $V_{CCIO} = 1.35 \text{ V}$  is only supported in Bank 5 and Bank 6, for use with DDR3L interface in the bank. These Input and Output standards can fit into the same bank with the  $V_{CCIO} = 1.35 \text{ V}$ .
- 8. LVCMOS15 input uses V<sub>CCIO</sub> supply voltage. If V<sub>CCIO</sub> is 1.8 V, the DC levels for LVCMOS15 are still met, but there could be increase in input buffer current.

# 3.12. sysI/O Single-Ended DC Electrical Characteristics<sup>3</sup>

Table 3.15. sysI/O DC Electrical Characteristics – Wide Range I/O (Over Recommended Operating Conditions)

In most / Octave to Change de and	V <sub>IL</sub> <sup>1</sup>		V <sub>IH</sub> <sup>1</sup>		)/ B4=+-()/)	\/ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	1 ( 4)	1 ( 0)
Input/Output Standard	Min (V)	Max (V)	Min (V)	Max (V)	V <sub>OL</sub> Max (V)	V <sub>OH</sub> Min <sup>2</sup> (V)	I <sub>OL</sub> (mA)	I <sub>OH</sub> (mA)
LVTTL33	-	0.8	2.0	3.465 <sup>5</sup>	0.4	V <sub>CCIO</sub> – 0.4	4, 8, 12, "50RS" <sup>3</sup>	-4, -8, -12, "50RS" <sup>3</sup>
LVCMOS33	_	0.8	2.0	3.4655	0.4	2.4	2	-2
	_	0.8	2.0	3.4655	0.49	V <sub>CCIO</sub> – 0.58	16	-16
LVCMOS25	1	0.7	1.7	3.465 <sup>5</sup>	0.4	V <sub>CCIO</sub> – 0.45	2, 4, 8, 10, "50RS" <sup>3</sup>	-2, -4, -8, -10, "50RS" <sup>3</sup>
LVCMOS18	-	0.35 × V <sub>CCIO</sub>	0.65 × V <sub>CCIO</sub>	3.465 <sup>5</sup>	0.4	V <sub>CCIO</sub> - 0.45	2, 4, 8, "50RS" <sup>3</sup>	-2, -4, -8, "50RS" <sup>3</sup>
LVCMOS15	_	$0.35 \times V_{CCIO}$	0.65 × V <sub>CCIO</sub>	3.465 <sup>5</sup>	0.4	V <sub>CCIO</sub> - 0.4	2, 4	-2, -4
LVCMOS12	1	0.35 × V <sub>CCIO</sub>	0.65 × V <sub>CCIO</sub>	3.4655	0.4	V <sub>CCIO</sub> - 0.4	2, 4	-2, -4
LVCMOS10		$0.35 \times V_{CCIO}$	$35 \times V_{CCIO}$ 0.65 × $V_{CCIO}$ 3.465 <sup>5</sup> No O/P Support		port	•		

### Notes:

- V<sub>CCIO</sub> for input level refers to the supply rail level associated with a given input standard.
- 2.  $V_{CCIO}$  for the output levels refer to the  $V_{CCIO}$  of the CertusPro-NX device.
- 3. Selecting "50RS" in driver strength is to select 50  $\Omega$  series impedance driver.
- 4. For electro-migration, the combined DC current sourced or sinked by I/O pads between two consecutive V<sub>CCIO</sub> or GND pad connections, or between the last V<sub>CCIO</sub> or GND in an I/O bank and the end of an I/O bank, as shown in the Logic Signal Connections table (also shown as I/O grouping) shall not exceed a maximum of n × 8 mA. *n* is the number of I/O pads between the two consecutive bank V<sub>CCIO</sub> or GND connections or between the last V<sub>CCIO</sub> and GND in a bank and the end of a bank. I/O Grouping can be found in the Data Sheet Pin Summary Tables, which can also be generated from the Lattice Radiant software.
- 5. If the input clamp is OFF,  $V_{IH}$  (Max) in Banks 0, 1, 2, 3, 4, 7, 8, and 9 can go up to 3.465 V. Otherwise, the input voltage cannot be higher than  $V_{CCIO}$  + 0.3 V.

© 2025 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



# Table 3.16. sysI/O DC Electrical Characteristics – High Performance I/O (Over Recommended Operating Conditions)<sup>3</sup>

Innut/Outnut Standard	V <sub>IL</sub> <sup>1</sup>		V <sub>IH</sub> <sup>1</sup>		V May (V)	\/ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \ \	1 /m 0)	I (m A)	
Input/Output Standard	Min (V)	Max (V)	Min (V)	Max (V)	V <sub>OL</sub> Max (V)	V <sub>OH</sub> Min² (V)	I <sub>OL</sub> (mA)	I <sub>OH</sub> (mA)	
LVCMOS18H	_	0.35 × V <sub>CCIO</sub>	0.65 × V <sub>CCIO</sub>	V <sub>CCIO</sub> + 0.3	0.4	V <sub>CCIO</sub> – 0.45	2, 4, 8, 12	-2, -4, -8, -12	
	_	0.35 × V <sub>CCIO</sub>	0.65 × V <sub>CCIO</sub>	V <sub>CCIO</sub> + 0.3	0.4	V <sub>CCIO</sub> – 0.53	"50RS" <sup>3</sup>	"50RS" <sup>3</sup>	
LVCMOS15H	_	$0.35 \times V_{CCIO}$	$0.65 \times V_{CCIO}$	V <sub>CCIO</sub> + 0.3	0.4	V <sub>CCIO</sub> – 0.4	2, 4, 8	-2, -4, -8	
LVCMOS12H	_	$0.35 \times V_{CCIO}$	$0.65 \times V_{CCIO}$	V <sub>CCIO</sub> + 0.3	0.4	V <sub>CCIO</sub> – 0.4	2, 4, 8	-2, -4, -8	
LVCMOS10H	_	$0.35 \times V_{CCIO}$	$0.65 \times V_{CCIO}$	V <sub>CCIO</sub> + 0.3	$0.27 \times V_{CCIO}$	$0.64 \times V_{CCIO}$	2	-2	
LVCIVIOSIUH	_	$0.35 \times V_{CCIO}$	$0.65 \times V_{CCIO}$	V <sub>CCIO</sub> + 0.3	$0.27 \times V_{CCIO}$	0.75 × V <sub>CCIO</sub>	4	-4	
SSTL15_I	_	$V_{REF} - 0.10$	V <sub>REF</sub> + 0.1	V <sub>CCIO</sub> + 0.3	0.30	V <sub>CCIO</sub> – 0.30	7.5	-7.5	
SSTL15_II	_	V <sub>REF</sub> - 0.10	V <sub>REF</sub> + 0.1	V <sub>CCIO</sub> + 0.3	0.30	V <sub>CCIO</sub> – 0.30	8.8	-8.8	
HSTL15_I	_	V <sub>REF</sub> - 0.10	V <sub>REF</sub> + 0.16	V <sub>CCIO</sub> + 0.3	0.40	V <sub>CCIO</sub> – 0.40	8	-8	
SSTL135_I	_	V <sub>REF</sub> - 0.09	V <sub>REF</sub> + 0.09	V <sub>CCIO</sub> + 0.3	0.27	V <sub>CCIO</sub> – 0.27	6.75	-6.75	
SSTL135_II	_	V <sub>REF</sub> - 0.09	V <sub>REF</sub> + 0.09	V <sub>CCIO</sub> + 0.3	0.27	V <sub>CCIO</sub> – 0.27	8	-8	
LVCMOS10R	_	V <sub>REF</sub> - 0.10	V <sub>REF</sub> + 0.10	V <sub>CCIO</sub> + 0.3	_	_	_	_	
HSUL12	_	V <sub>REF</sub> - 0.10	V <sub>REF</sub> + 0.10	V <sub>CCIO</sub> + 0.3	0.3	V <sub>CCIO</sub> – 0.3	8.0, 7.5, 6.25, 5	-8.0, -7.5, -6.25, -5	

#### Notes:

- 1. V<sub>CCIO</sub> for input level refers to the supply rail level associated with a given input standard or the upstream driver V<sub>CCIO</sub> rail levels.
- 2.  $V_{CCIO}$  for the output levels refer to the  $V_{CCIO}$  of the MachXO5-NX device.
- 3. Select "50RS" in driver strength is selecting the  $50\Omega$  series impedance driver.
- 4. For electro-migration, the combined DC current sourced or sinked by I/O pads between two consecutive V<sub>CCIO</sub> or GND pad connections, or between the last V<sub>CCIO</sub> or GND in an I/O bank and the end of an I/O bank, as shown in the Logic Signal Connections table (also shown as I/O grouping) shall not exceed a maximum of n × 8 mA. n is the number of I/O pads between the two consecutive bank V<sub>CCIO</sub> or GND connections or between the last V<sub>CCIO</sub> and GND in a bank and the end of a bank. I/O Grouping can be found in the Data Sheet Pin Summary Tables, which can also be generated from the Lattice Radiant software.

Table 3.17. I/O Resistance Characteristics (Over Recommended Operating Conditions)

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
50RS	Output Drive Resistance when 50RS Drive Strength Selected	V <sub>CCIO</sub> = 1.8 V, 2.5 V, or 3.3 V	_	50	-	Ω
R <sub>DIFF</sub>	Input Differential Termination Resistance	Bank 5 and Bank 6 for I/O selected to be differential	_	100	_	Ω
	Input Single Ended Termination Resistance	Bank 5 and Bank 6 for I/O selected to be Single Ended	36	40	64	
SE Input			46	50	80	
Termination			56	60	96	Ω
			65	75	120	



Table 3.18. VIN Maximum Overshoot/Undershoot A	Allowance – Wide Range <sup>1,2</sup>
--	---------------------------------------

AC Voltage Overshoot	% of UI at -40 °C to 100 °C	AC Voltage Undershoot	% of UI at -40 °C to 100 °C
V <sub>CCIO</sub> + 0.4	100.0%	-0.4	100.0%
V <sub>CCIO</sub> + 0.5	100.0%	-0.5	44.2%
V <sub>CCIO</sub> + 0.6	94.0%	-0.6	10.1%
V <sub>CCIO</sub> + 0.7	21.0%	-0.7	1.3%
V <sub>CCIO</sub> + 0.8	10.2%	-0.8	0.3%
V <sub>CCIO</sub> + 0.9	2.5%	-0.9	0.1%

#### Notes

- The peak overshoot or undershoot voltage and the duration above V<sub>CCIO</sub> + 0.2 V or below GND 0.2 V must not exceed the values in this table.
- 2. For UI less than 20 μs.

Table 3.19. VIN Maximum Overshoot/Undershoot Allowance – High Performance<sup>1,2</sup>

AC Voltage Overshoot	% of UI at -40 °C to 100 °C	AC Voltage Undershoot	% of UI at -40 °C to 100 °C
V <sub>CCIO</sub> + 0.5	100.0%	-0.5	100.0%
V <sub>CCIO</sub> + 0.6	47.3%	-0.6	47.3%
V <sub>CCIO</sub> + 0.7	10.9%	-0.7	10.9%
V <sub>CCIO</sub> + 0.8	2.7%	-0.8	2.7%
V <sub>CCIO</sub> + 0.9	0.7%	-0.9	0.7%

#### Notes

- The peak overshoot or undershoot voltage and the duration above V<sub>CCIO</sub> + 0.2 V or below GND 0.2 V must not exceed the
  values in this table.
- 2. For UI less than 20 μs.

# 3.13. sysI/O Differential DC Electrical Characteristics

# 3.13.1. LVDS

LVDS input buffer on MachXO5-NX is powered by  $V_{\text{CCIO}}$  = 1.8 V, and protected by the bank  $V_{\text{CCIO}}$ . Therefore, the LVDS input voltage cannot exceed the bank  $V_{\text{CCIO}}$  voltage. LVDS output buffer is powered by the Bank  $V_{\text{CCIO}}$  at 1.8 V.

LVDS can only be supported in Bank 5 and Bank 6. LVDS25 output can be emulated with LVDS25E in Bank 0, Bank 1, Bank 2, Bank 3, Bank 4, Bank 7, Bank 8 and Bank 9. This is described in LVDS25E (Output Only) section.

Table 3.20. LVDS DC Electrical Characteristics (Over Recommended Operating Conditions)<sup>1</sup>

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
V <sub>INP</sub> , V <sub>INM</sub>	Input Voltage	_	0	_	1.60 <sup>3</sup>	V
V <sub>ICM</sub>	Input Common Mode Voltage	Half the sum of the two Inputs	0.05	_	1.55 <sup>z</sup>	V
$V_{THD}$	Differential Input Threshold	Difference between the two Inputs	±100	_	_	mV
I <sub>IN</sub>	Input Current	Power On or Power Off	_	_	±10	μΑ
V <sub>OH</sub>	Output High Voltage for V <sub>OP</sub> or V <sub>OM</sub>	R <sub>T</sub> = 100 Ω	_	1.425	1.60	V
V <sub>OL</sub>	Output Low Voltage for V <sub>OP</sub> or V <sub>OM</sub>	R <sub>T</sub> = 100 Ω	0.9	1.075	_	V
V <sub>OD</sub>	Output Voltage Differential	$(V_{OP} - V_{OM})$ , $R_T = 100 \Omega$	250	350	450	mV
$\Delta V_{OD}$	Change in V <sub>OD</sub> Between High and Low	_	_	_	50	mV
V <sub>OCM</sub>	Output Common Mode Voltage	$(V_{OP} + V_{OM})/2$ , $R_T = 100 \Omega$	1.125	1.25	1.375	V
$\Delta V_{OCM}$	Change in V <sub>OCM</sub> , V <sub>OCM(MAX)</sub> - V <sub>OCM(MIN)</sub>	_	_	_	50	mV
I <sub>SAB</sub>	Output Short Circuit Current	V <sub>OD</sub> = 0 V Driver outputs shorted to each other	_	_	12	mA

© 2025 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Parameter	Description	Test Conditions	Min	Тур	Max	Unit
$\Delta V_{OS}$	Change in V <sub>OS</sub> between H and L	_	I	1	50	mV

#### Notes:

- LVDS input or output are supported in Bank 5, and Bank 6. LVDS input uses V<sub>CCAUX</sub> on the differential input comparator, and can be located in any V<sub>CCIO</sub> voltage bank. LVDS output uses V<sub>CCIO</sub> on the differential output driver, and can only be located in bank with V<sub>CCIO</sub> = 1.8 V.
- 2.  $V_{ICM}$  is depending on VID, input differential voltage, so the voltage on pin cannot exceed  $V_{INP/INM(min/max)}$  requirements.  $V_{ICM(min)} = V_{INP/INM(min)} + \frac{1}{2} V_{ID}$ ,  $V_{ICM(max)} = V_{INP/INM(max)} \frac{1}{2} V_{ID}$ . Values in the table is based on minimum  $V_{ID}$  of +/- 100 mV.
- 3.  $V_{INP}$  and  $V_{INM(max)}$  must be less than or equal to  $V_{CCIO}$  in all cases.

# 3.13.2. LVDS25E (Output Only)

Three sides of the MachXO5-NX devices, Top, Left and Right, support LVDS25 outputs with emulated complementary LVCMOS outputs in conjunction with a parallel resistor across the driver outputs. The scheme shown in Figure 3.2 is one possible solution for point-to-point signals.

Table 3.21. LVDS25E DC Conditions

Parameter	Description	Typical	Unit
V <sub>CCIO</sub>	Output Driver Supply (±5%)	2.50	V
Z <sub>OUT</sub>	Driver Impedance	20	Ω
R <sub>S</sub>	Driver Series Resistor (±1%)	158	Ω
R <sub>P</sub>	Driver Parallel Resistor (±1%)	140	Ω
R <sub>T</sub>	Receiver Termination (±1%)	100	Ω
V <sub>OH</sub>	Output High Voltage	1.43	V
V <sub>OL</sub>	Output Low Voltage	1.07	V
V <sub>OD</sub>	Output Differential Voltage	0.35	V
V <sub>CM</sub>	Output Common Mode Voltage	1.25	V
Z <sub>BACK</sub>	Back Impedance	100.5	Ω
I <sub>DC</sub>	DC Output Current	6.03	mA




Figure 3.2. LVDS25E Output Termination Example

© 2025 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



### 3.13.3. SubLVDS (Input Only)

SubLVDS is a reduced-voltage form of LVDS signaling, very similar to LVDS. It is a standard used in many camera types of applications. Similar to LVDS, the MachXO5-NX devices can support the subLVDS input signaling with the same LVDS input buffer. The output for subLVDS is implemented in subLVDSE/subLVDSEH with a pair of LVCMOS18 output drivers. See SubLVDSE/SubLVDSEH (Output Only) section.

Table 3.22. SubLVDS Input DC Electrical Characteristics (Over Recommended Operating Conditions)

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
V <sub>ID</sub>	Input Differential Threshold Voltage	Over V <sub>ICM</sub> range	70	150	200	mV
V <sub>ICM</sub>	Input Common Mode Voltage	Half the sum of the two Inputs	0.4	0.9	1.4 <sup>1</sup>	V

#### Note:

1.  $V_{ICM}$  + ½VID cannot exceed the bank  $V_{CCIO}$  in all cases.




Figure 3.3. SubLVDS Input Interface

# 3.13.4. SubLVDSE/SubLVDSEH (Output Only)

SubLVDS output uses a pair of LVCMOS18 drivers with True and Complement outputs. The VCCIO of the bank used for subLVDSE or subLVDSEH needs to be powered by 1.8 V. SubLVDSE is for Bank 0, Bank 1, Bank 2, Bank 3, Bank 4, Bank 7, Bank 8 and Bank 9; and subLVDSEH is for Bank 5 and Bank 6. Performance of the subLVDSE/subLVDSEH driver is limited to the performance of LVCMOS18.

Table 3.23. SubLVDS Output DC Electrical Characteristics (Over Recommended Operating Conditions)

	<u> </u>	•	•			-
Parameter	Description	Test Conditions	Min	Тур	Max	Unit
V <sub>OD</sub>	Output Differential Voltage Swing	_	1	150	ı	mV
V <sub>OCM</sub>	Output Common Mode Voltage	Half the sum of the two Outputs	-	0.9	-	V






Figure 3.4. SubLVDS Output Interface

### 3.13.5. SLVS

Scalable Low-Voltage Signaling (SLVS) is based on a point-to-point signaling method defined in the JEDEC JESD8-13 (SLVS-400) standard. This standard evolved from the traditional LVDS standard with smaller voltage swings and a lower common-mode voltage. The 200 mV (400 mV p-p) SLVS swing contributes to a reduction in power.

The MachXO5-NX devices receive SLVS differential input with the LVDS input buffer. This LVDS input buffer is designed to cover wide input common mode range that can meet the SLVS input standard specified by the JEDEC standard.

Table 3.24. SLVS Input DC Characteristics (Over Recommended Operating Conditions)

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
V <sub>ID</sub>	Input Differential Threshold Voltage	Over V <sub>ICM</sub> range	70	1	_	mV
V <sub>ICM</sub>	Input Common Mode Voltage	Half the sum of the two Inputs	70	200	330	mV

The SLVS output on the MachXO5-NX device is supported with the LVDS drivers found in Bank 5 and Bank 6. The LVDS driver on the MachXO5-NX device is a current controlled driver. It can be configured as LVDS driver, or configured with the 100  $\Omega$  differential termination with center-tap set to  $V_{CCIO}$  at 200 mV. This means the differential output driver can be placed into bank with  $V_{CCIO}$  = 1.2 V, 1.5 V, or 1.8 V, even if it is powered by  $V_{CCIO}$ .



. 45.6 5.25.	rable 31231 3243 Garpat De characteristics (54c) Recommended Operating Conditions,								
Parameter	Description	Test Conditions	Min	Тур	Max	Unit			
V <sub>CCIO</sub>	Bank V <sub>CCIO</sub>	_	<b>-</b> 5%	1.2, 1.5, 1.8	+5%	>			
V <sub>OD</sub>	Output Differential Voltage Swing	_	140	200	270	mV			
V <sub>OCM</sub>	Output Common Mode Voltage	Half the sum of the two Outputs	150	200	250	mV			
Zos	Single-Ended Output Impedance	_	37.5	50	62.5	Ω			

Table 3.25. SLVS Output DC Characteristics (Over Recommended Operating Conditions)




Figure 3.5. SLVS Interface

### 3.13.6. Soft MIPI D-PHY


When Soft D-PHY is implemented inside the FPGA logic, the I/O interface needs to use sysI/O buffers to connect to external D-PHY pins.

The MachXO5-NX sysI/O provides support of SLVS, as described in SLVS section, plus the LVCMOS12 input/output buffers together to support the High Speed (HS) and Low Power (LP) mode as defined in MIPI Alliance Specification for D-PHY.

To support MIPI D-PHY with SLVS (LVDS) and LVCMOS12, the bank  $V_{\text{CCIO}}$  cannot be set to 1.5 V or 1.8 V. It has to connect to 1.2 V, or 1.1 V.

All other DC parameters are the same as those listed in SLVS section. DC parameters for the LP driver and receiver are the same as those listed in LVCMOS12.








Figure 3.6. MIPI Interface



# Table 3.26. Soft D-PHY Input Timing and Levels

Symbol	Description	Conditions	Min	Тур	Max	Unit
High Speed (	Differential) Input DC Specifications					
V <sub>CMRX(DC)</sub>	Common-mode Voltage in High Speed Mode	_	70	_	330	mV
$V_{IDTH}$	Differential Input HIGH Threshold	_	70	_	-	mV
$V_{IDTL}$	Differential Input LOW Threshold	_	_	_	-70	mV
V <sub>IHHS</sub>	Input HIGH Voltage (for HS mode)	_	_	_	460	mV
V <sub>ILHS</sub>	Input LOW Voltage	_	-40	_	_	mV
V <sub>TERM-EN</sub>	Single-ended voltage for HS Termination Enable <sup>4</sup>	_	_	_	450	mV
$Z_{ID}$	Differential Input Impedance	_	80	100	125	Ω
High Speed (D	Oifferential) Input AC Specifications					
$\Delta V_{CMRX(HF)}^{1}$	Common-mode Interference (>450 MHz)	_	_	_	100	mV
$\Delta V_{CMRX(LF)}^{2, 3}$	Common-mode Interference (50 MHz – 450 MHz)	_	-50	_	50	mV
ССМ	Common-mode Termination	_			60	pF
Low Power (S	ingle-Ended) Input DC Specifications					
V <sub>IH</sub>	Low Power Mode Input HIGH Voltage	_	740	_	_	mV
V <sub>IL</sub>	Low Power Mode Input LOW Voltage	_	_	_	480	mV
$V_{IL-ULP}$	Ultra Low Power Input LOW Voltage	_	_	_	300	mV
V <sub>HYST</sub>	Low Power Mode Input Hysteresis	_	25	_	_	mV
<b>e</b> spike	Input Pulse Rejection	_	_	_	300	V∙ps
T <sub>MIN-RX</sub>	Minimum Pulse Width Response	_	20	_	_	ns
V <sub>INT</sub>	Peak Interference Amplitude	_		_	200	mV
f <sub>INT</sub>	Interference Frequency	_	450	_	_	MHz

### Notes:

- 1. This is peak amplitude of sine wave modulated to the receiver inputs.
- 2. Input common-mode voltage difference compared to average common-mode voltage on the receiver inputs.
- 3. Exclude any static ground shift of 50 mV.
- 4. High Speed Differential  $R_{TERM}$  is enabled when both  $D_P$  and  $D_N$  are below this voltage.



# Table 3.27. Soft D-PHY Output Timing and Levels

Symbol	Description	Conditions	Min	Тур	Max	Unit
High Speed (D	offerential) Output DC Specifications					
V <sub>CMTX</sub>	Common-mode Voltage in High Speed Mode	_	150	200	250	mV
ΔV <sub>CMTX(1,0)</sub>	V <sub>CMTX</sub> Mismatch Between Differential HIGH and LOW	_	_	_	7	mV
V <sub>OD</sub>	Output Differential Voltage	D-PHY-P — D-PHY- N	140	200	270	mV
ΔV <sub>OD</sub>	V <sub>OD</sub> Mismatch Between Differential HIGH and LOW	_	_	_	25	mV
V <sub>OHHS</sub>	Single-Ended Output HIGH Voltage	_	_	_	410	mV
Z <sub>OS</sub>	Single Ended Output Impedance	_	37.5	50	80	Ω
$\Delta z_{os}$	Z <sub>OS</sub> mismatch	_	-	_	20	%
High Speed (D	ifferential) Output AC Specifications			•		•
$\Delta V_{CMTX(LF)}$	Common-Mode Variation, 50 MHz-450 MHz	_	_	_	25	$mV_{RMS}$
$\Delta V_{CMTX(HF)}$	Common-Mode Variation, above 450 MHz	_	_	_	15	$mV_{RMS}$
	Output 20%–80% Rise Time	$0.08 \text{ Gbps} \le t_R \le 1.00$ Gbps	_	_	0.30	UI
t <sub>R</sub>	Output 80%–20% Fall Time	1.00 Gbps < t <sub>R</sub> ≤ 1.25 Gbps	_	_	0.434	UI
	O to the Date Vell of Affect CIV Out out	$0.08 \text{ Gbps} \le t_F \le 1.00$ Gbps	_	_	0.30	UI
t <sub>F</sub>	Output Data Valid After CLK Output	1.00 Gbps < t <sub>F</sub> ≤ 1.25 Gbps	_	_	0.419	UI
Low Power (Si	ingle-Ended) Output DC Specifications			•		
V <sub>OH</sub>	Low Power Mode Output HIGH Voltage	0.08 Gbps – 1.25 Gbps	1.07	1.2	1.3	V
V <sub>OL</sub>	Low Power Mode Input LOW Voltage	_	-50	_	50	mV
Z <sub>OLP</sub>	Output Impedance in Low Power Mode	_	110	_	_	Ω
Low Power (S	ingle-Ended) Output AC Specifications					
t <sub>RLP</sub>	15%–85% Rise Time	_	_	_	25	ns
t <sub>FLP</sub>	85%–15% Fall Time	_	_	_	25	ns
t <sub>REOT</sub>	HS – LP Mode Rise and Fall Time, 30%–85%	_	-	_	35	ns
$T_{LP ext{-}PULSE ext{-}TX}$	Pulse Width of the LP Exclusive-OR Clock	First LP XOR Clock Pulse after STOP State or Last Pulse before STOP State	40	_	-	ns
		All Other Pulses	20	_	_	ns
T <sub>LP-PER-TX</sub>	Period of the LP Exclusive-OR Clock	_	90	_	_	ns
C <sub>LOAD</sub>	Load Capacitance	_	0	_	70	pF

# **Table 3.28. Soft D-PHY Clock Signal Specification**

Symbol	Description	Conditions	Min	Тур	Max	Unit	
Clock Signal Specification							
UI Instantaneous	Ulinst	_	_	_	12.5	ns	
LII Variation	ALII	_	-10%	-	10%	UI	
UI Variation	ΔUΙ	_	-5%	_	5%	UI	



**Table 3.29. Soft D-PHY Data-Clock Timing Specifications** 

Symbol	Description	Conditions	Min	Тур	Max	Unit	
Data-Clock Tin	Data-Clock Timing Specifications						
т	Data to Clock Skew	0.08 Gbps ≤ T <sub>SKEW[TX]</sub> ≤ 1.00 Gbps	-0.15	_	0.15	UI <sub>INST</sub>	
T <sub>SKEW[TX]</sub>	Data to Clock Skew	1.00 Gbps < T <sub>SKEW[TX]</sub> ≤ 1.25 Gbps	-0.20	_	0.20	UI <sub>INST</sub>	
т	Data to Clock Skew	0.08 Gbps ≤ T <sub>SKEW[TLIS]</sub> ≤ 1.00 Gbps	-0.20	_	0.20	UI <sub>INST</sub>	
T <sub>SKEW[TLIS]</sub>	Data to Clock Skew	1.00 Gbps < T <sub>SKEW[TLIS]</sub> ≤ 1.25 Gbps	-0.10	_	0.10	UI <sub>INST</sub>	
т	Januit Data Satura Refere CLV	$0.08 \text{ Gbps} \le T_{\text{SETUP[RX]}}$ $\le 1.00 \text{ Gbps}$	0.15	_	_	UI	
T <sub>SETUP[RX]</sub>	Input Data Setup Before CLK	1.00 Gbps < T <sub>SETUP[RX]</sub> ≤ 1.25 Gbps	0.20	_	_	UI	
_	Janut Data Hald After CLV	0.08 Gbps ≤ T <sub>HOLD[RX]</sub> ≤ 1.00 Gbps	0.15	_	_	UI	
T <sub>HOLD[RX]</sub>	Input Data Hold After CLK	1.00 Gbps < T <sub>HOLD[RX]</sub> ≤ 1.25 Gbps	0.20	_	_	UI	

#### 3.13.7. Differential HSTL15D (Output Only)

Differential HSTL outputs are implemented as a pair of complementary single-ended HSTL outputs.

## 3.13.8. Differential SSTL135D, SSTL15D (Output Only)

Differential SSTL is used for differential clock in DDR3/DDR3L memory interface. All differential SSTL outputs are implemented as a pair of complementary single-ended SSTL outputs. All allowable single-ended output classes (class I and class II) are supported.

#### 3.13.9. Differential HSUL12D (Output Only)

Differential HSUL is used for differential clock in DDR3/DDR3L/LPDDR4 memory interface. All differential HSUL outputs are implemented as a pair of complementary single-ended HSUL12 outputs. All allowable single-ended drive strengths are supported.

#### 3.13.10. Differential LVCMOS25D, LVCMOS33D, LVTTL33D (Output Only)

Differential LVCMOS and LVTTL outputs are implemented as a pair of complementary single-ended outputs. All allowable single-ended output drive strengths are supported.



## 3.14. Maximum sysl/O Buffer Speed

Over recommended operating conditions.

Table 3.30. Maximum I/O Buffer Speed<sup>1, 2, 3, 4, 7</sup>

Buffer	Description	Banks	Max	Unit
Maximum sysl/O Input Frequency		<u> </u>		
Single-Ended				
LVCMOS33	LVCMOS33, V <sub>CCIO</sub> = 3.3 V	0, 1, 2, 3, 4, 7, 8, 9	200	MHz
LVTTL33	LVTTL33, V <sub>CCIO</sub> = 3.3 V	0, 1, 2, 3, 4, 7, 8, 9	200	MHz
LVCMOS25	LVCMOS25, V <sub>CCIO</sub> = 2.5 V	0, 1, 2, 3, 4, 7, 8, 9	200	MHz
LVCMOS18 <sup>5</sup>	LVCMOS18, V <sub>CCIO</sub> = 1.8 V	0, 2, 3, 4, 7, 8, 9	200	MHz
LVCMOS18H	LVCMOS18, V <sub>CCIO</sub> = 1.8 V	5, 6	200	MHz
LVCMOS15 5	LVCMOS15, V <sub>CCIO</sub> = 1.5 V	0, 2, 3, 4, 7, 8, 9	100	MHz
LVCMOS15H <sup>5</sup>	LVCMOS15, V <sub>CCIO</sub> = 1.5 V	5, 6	150	MHz
LVCMOS12 <sup>5</sup>	LVCMOS12, V <sub>CCIO</sub> = 1.2 V	0, 2, 3, 4, 7, 8, 9	50	MHz
LVCMOS12H <sup>5</sup>	LVCMOS12, V <sub>CCIO</sub> = 1.2 V	5, 6	100	MHz
LVCMOS10 <sup>5</sup>	LVCMOS 1.0, V <sub>CCIO</sub> = 1.2 V	0, 2, 3, 4, 7, 8, 9	50	MHz
LVCMOS10H <sup>5</sup>	LVCMOS 1.0, V <sub>CCIO</sub> = 1.0 V	5, 6	50	MHz
LVCMOS10R	LVCMOS 1.0, V <sub>CCIO</sub> independent	5, 6	50	MHz
SSTL15_I, SSTL15_II	SSTL_15, V <sub>CCIO</sub> = 1.5 V	5, 6	1066	Mbps
SSTL135_I, SSTL135_II	SSTL_135, V <sub>CCIO</sub> = 1.35 V	5, 6	1066	Mbps
HSUL12	HSUL_12, V <sub>CCIO</sub> = 1.2 V	5, 6	1066	Mbps
HSTL15	HSTL15, V <sub>CCIO</sub> = 1.5 V	5, 6	250	Mbps
MIPI D-PHY (LP Mode)	MIPI, Low Power Mode, V <sub>CCIO</sub> = 1.2 V	5, 6	10	Mbps
Differential <sup>8</sup>				
LVDS	LVDS, V <sub>CCIO</sub> independent	5, 6	1250	Mbps
subLVDS	subLVDS, V <sub>CCIO</sub> independent	5, 6	1250	Mbps
SLVS	SLVS similar to MIPI HS, V <sub>CCIO</sub> independent	5, 6	1250	Mbps
MIPI D-PHY (HS Mode)	MIPI, High Speed Mode, V <sub>CCIO</sub> = 1.2 V	5, 6	1250	Mbps
SSTL15D	Differential SSTL15, V <sub>CCIO</sub> independent	5, 6	1066	Mbps
SSTL135D	Differential SSTL135, V <sub>CCIO</sub> independent	5, 6	1066	Mbps
HSUL12D	Differential HSUL12, V <sub>CCIO</sub> independent	5, 6	1066	Mbps
HSTL15D	Differential HSTL15, V <sub>CCIO</sub> independent	5, 6	250	Mbps
Maximum sysl/O Output Frequen	су			
Single-Ended				
LVCMOS33 (all drive strengths)	LVCMOS33, V <sub>CCIO</sub> = 3.3 V	0, 1, 2, 3, 4, 7, 8, 9	200	MHz
LVCMOS33 (RS50)	LVCMOS33, $V_{CCIO} = 3.3 \text{ V}$ , $R_{SERIES} = 50 \Omega$	0, 1, 2, 3, 4, 7, 8, 9	200	MHz
LVTTL33 (all drive strengths)	LVTTL33, V <sub>CCIO</sub> = 3.3 V	0, 1, 2, 3, 4, 7, 8, 9	200	MHz
LVTTL33 (RS50)	LVTTL33, $V_{CCIO}$ = 3.3 V, $R_{SERIES}$ = 50 $\Omega$	0, 1, 2, 3, 4, 7, 8, 9	200	MHz
LVCMOS25 (all drive strengths)	LVCMOS25, V <sub>CCIO</sub> = 2.5 V	0, 2, 3, 4, 7, 8, 9	200	MHz
LVCMOS25 (RS50)	LVCMOS25, $V_{CCIO}$ = 2.5 V, $R_{SERIES}$ = 50 $\Omega$	0, 2, 3, 4, 7, 8, 9	200	MHz
LVCMOS18 (all drive strengths)	LVCMOS18, V <sub>CCIO</sub> = 1.8 V	0, 2, 3, 4, 7, 8, 9	200	MHz
LVCMOS18 (RS50)	LVCMOS18, $V_{CCIO} = 1.8 \text{ V}$ , $R_{SERIES} = 50 \Omega$	0, 2, 3, 4, 7, 8, 9	200	MHz
LVCMOS18H (all drive strengths)	LVCMOS18, V <sub>CCIO</sub> = 1.8 V	5, 6	200	MHz
LVCMOS18H (RS50)	LVCMOS18, $V_{CCIO} = 1.8 \text{ V}$ , $R_{SERIES} = 50 \Omega$	5, 6	200	MHz
LVCMOS15 (all drive strengths)	LVCMOS15, V <sub>CCIO</sub> = 1.5 V	0, 2, 3, 4, 7, 8, 9	100	MHz
LVCMOS15H (all drive strengths)	LVCMOS15, V <sub>CCIO</sub> = 1.5 V	5, 6	150	MHz
LVCMOS12 (all drive strengths)	LVCMOS12, V <sub>CCIO</sub> = 1.2 V	0, 2, 3, 4, 7, 8, 9	50	MHz



Buffer	Description	Banks	Max	Unit
LVCMOS12H (all drive strengths)	LVCMOS12, V <sub>CCIO</sub> = 1.2 V	5, 6	100	MHz
LVCMOS10H (all drive strengths)	LVCMOS12, V <sub>CCIO</sub> = 1.2 V	5, 6	50	MHz
SSTL15_I, SSTL15_II	SSTL_15, V <sub>CCIO</sub> = 1.5 V	5, 6	1066	Mbps
SSTL135_I, SSTL135_II	SSTL_135, V <sub>CCIO</sub> = 1.35 V	5, 6	1066	Mbps
HSUL12 (all drive strengths)	HSUL_12, V <sub>CCIO</sub> = 1.2 V	5, 6	1066	Mbps
HSTL15	HSTL15, V <sub>CCIO</sub> = 1.5 V	5, 6	250	Mbps
MIPI D-PHY (LP Mode)	MIPI, Low Power Mode, V <sub>CCIO</sub> = 1.2 V	5, 6	10	Mbps
Differential <sup>8</sup>				
LVDS	LVDS, V <sub>CCIO</sub> = 1.8 V	5, 6	1250	Mbps
LVDS25E <sup>6</sup>	LVDS25, Emulated, V <sub>CCIO</sub> = 2.5 V	0, 2, 3, 4, 7, 8, 9	400	Mbps
SubLVDSE <sup>6</sup>	subLVDS, Emulated, V <sub>CCIO</sub> = 1.8 V	0, 2, 3, 4, 7, 8, 9	400	Mbps
SubLVDSEH <sup>6</sup>	subLVDS, Emulated, V <sub>CCIO</sub> = 1.8 V	5, 6	800	Mbps
SLVS	SLVS similar to MIPI, V <sub>CCIO</sub> = 1.2 V	5, 6	1250	Mbps
MIPI D-PHY (HS Mode)	MIPI, High Speed Mode, V <sub>CCIO</sub> = 1.2 V	5, 6	1250	Mbps
SSTL15D	Differential SSTL15, V <sub>CCIO</sub> = 1.5 V	5, 6	1066	Mbps
SSTL135D	Differential SSTL135, V <sub>CCIO</sub> = 1.35 V	5, 6	1066	Mbps
HSUL12D	Differential HSUL12, V <sub>CCIO</sub> = 1.2 V	5, 6	1066	Mbps
HSTL15D	Differential HSTL15, V <sub>CCIO</sub> = 1.5 V	5, 6	250	Mbps

#### Notes:

- 1. Maximum I/O speed is the maximum switching rate of the I/O operating within the guidelines of the defining standard. The actual interface speed performance using the I/O also depends on other factors, such as internal and external timing.
- 2. These numbers are characterized but not test on every device.
- 3. Performance is specified in MHz, as defined in clock rate when the sysl/O is used as pin. For data rate performance, this can be converted to Mbps, which equals to 2 times the clock rate.
- 4. LVCMOS and LVTTL are measured with load specified in Table 3.44.
- 5. These LVCMOS inputs can be placed in different V<sub>CCIO</sub> voltage. Performance may vary. Please refer to Lattice Design Software
- These emulated outputs performance is based on externally properly terminated as described in LVDS25E (Output Only) and SubLVDSE/SubLVDSEH (Output Only).
- 7. All speeds are measured with fast slew.
- 8. For maximum differential I/O performance, only Differential I/O should be placed in the bottom I/O banks. If this is not possible, the following will impact on maximum performance:
  - a. If Fast Slew Rate LVCMOS I/O are used, they should be limited to no more than nine I/O (adjacent), four I/O (same bank), 55 I/O (left/right banks) to keep degradation below 50%.
  - b. If non-Differential I/O (SLOW SLEW) are placed on the bottom but not within the same bank as differential I/O, then the maximum Differential performance is degraded to 70% of original when 21 aggressors are toggling.
  - c. If non-Differential I/O (SLOW SLEW) are placed within the same bank as Differential I/O then the maximum performance is degraded to 50% of original when 16 aggressor are toggling.
  - d. No performance impact if MIPI LP and MIPI HS are in the same bank.
  - e. If Differential RX/TX I/O are both placed within the same bank then the maximum performance is degraded to 90%.
  - f. For DDR3/DDR3L/LPDDR4 separate DQ/DQS groups from Address/Commands/CLK groups into separate banks.



## 3.15. Typical Building Block Function Performance

These building block functions can be generated using Lattice Design Software Tool. Exact performance may vary with the device and the design software tool version. The design software tool uses internal parameters that have been characterized but are not tested on every device.

Table 3.31. Pin-to-Pin Performance<sup>1</sup>

Function	Typ. @ V <sub>CC</sub> = 1.0 V	Unit
16-bit Decoder (I/O configured with LVCMOS18, Top, Left and Right Banks)	5.5	ns
16-bit Decoder (I/O configured with HSTL15_I, Bottom Banks)	5.1	ns
16:1 Mux (I/O configured with LVCMOS18, Top, Left and Right Banks)	6	ns
16:1 Mux (I/O configured with HSTL15_I, Bottom Banks)	6.1	ns

#### Note:

These functions are generated using Lattice Radiant Design Software tool. Exact performance may vary with the device and the
design software tool version. The design software tool uses internal parameters that have been characterized but are not
tested on every device.

Table 3.32. Register-to-Register Performance<sup>1, 3, 4</sup>

Function	Typ. @ V <sub>cc</sub> = 1.0 V	Unit
Basic Functions		
16-bit Adder	500 <sup>2</sup>	MHz
32-bit Adder	496	MHz
16-bit Counter	402	MHz
32-bit Counter	371	MHz
Embedded Memory Functions		
512 × 36 Single Port RAM, with Output Register	500 <sup>2</sup>	MHz
1024 × 18 True-Dual Port RAM using same clock, with EBR Output Registers	500 <sup>2</sup>	MHz
1024 × 18 True-Dual Port RAM using asynchronous clocks, with EBR Output Registers	500 <sup>2</sup>	MHz
Large Memory Functions		
32 k × 32 Single Port RAM, with Output Register	375 <sup>2</sup>	MHz
32 k × 32 Single Port RAM with ECC, with Output Register	350 <sup>2</sup>	MHz
32 k × 32 True-Dual Port RAM using same clock, with Output Registers	200	MHz
Distributed Memory Functions		
16 × 4 Single Port RAM (One PFU)	500 <sup>2</sup>	MHz
16 × 2 Pseudo-Dual Port RAM (One PFU)	500 <sup>2</sup>	MHz
16 × 4 Pseudo-Dual Port (Two PFUs)	500 <sup>2</sup>	MHz
DSP Functions		
9 × 9 Multiplier with Input Output Registers	376	MHz
18 × 18 Multiplier with Input/Output Registers	287	MHz
36 × 36 Multiplier with Input/Output Registers	200	MHz
MAC 18 × 18 with Input/Output Registers	203	MHz
MAC 18 × 18 with Input/Pipelined/Output Registers	287	MHz
MAC 36 × 36 with Input/Output Registers	119	MHz
MAC 36 × 36 with Input/Pipelined/Output Registers	155	MHz

#### Notes:

- 1. The Clock port is configured with LVDS I/O type. Performance Grade: 9\_High-Performance\_1.0V.
- 2. Limited by the Minimum Pulse Width of the component
- 3. These functions are generated using Lattice Radiant Design Software tool. Exact performance may vary with the device and the design software tool version. The design software tool uses internal parameters that have been characterized but are not tested on every device.
- 4. For the Pipelined designs, the number of pipeline stages used are 2.



#### 3.16. LMMI

Table 3.33 summarizes the performance of the LMMI interface with supported IPs. Additional timing requirement and constraint can be identified through the Lattice Radiance design tools.

Table 3.33. LMMI F<sub>MAX</sub> Summary

IP	F <sub>MAX</sub> (MHz)
CDR0	73
CDR1	70
I <sup>2</sup> C	38
PLL_ULC	59
PLL_LRC	37

## 3.17. Derating Timing Tables

Logic timing provided in the following sections of this data sheet and the Lattice Radiant design tools are worst case numbers in the operating range. Actual delays at nominal temperature and voltage for best case process, can be much better than the values given in the tables. The Lattice Radiant design tool can provide logic timing numbers at a particular temperature and voltage.

## 3.18. External Switching Characteristics

Over recommended commercial operating conditions.

Table 3.34. External Switching Characteristics (Vcc = 1.0 V)

		_	·9	-8		1124
Parameter	Description	Min	Max	Min	Max	Unit
Clocks						
Primary Clock						
f <sub>MAX_PRI</sub>	Frequency for Primary Clock	_	400	_	325.2	ns
t <sub>W_PRI</sub>	Clock Pulse Width for Primary Clock	1.125	_	1.384	_	ps
t <sub>SKEW_PRI</sub> 6	Primary Clock Skew Within a Device	_	450	_	554	MHz
Edge Clock						
f <sub>MAX_EDGE</sub>	Frequency for Edge Clock Tree	_	800	_	650.4	MHz
t <sub>W_EDGE</sub>	Clock Pulse Width for Edge Clock	0.537	_	0.661	_	ns
t <sub>SKEW_EDGE</sub> 6	Edge Clock Skew Within a Device	_	120	_	148	ps
Generic SDR Input						
General I/O Pin Par	ameters Using Dedicated Primary Clock Input without	PLL				
t <sub>co</sub>	Clock to Output – PIO Output Register	_	8.36	_	8.53	ns
t <sub>SU</sub>	Clock to Data Setup – PIO Input Register	0.00	_	0.00	_	ns
t <sub>H(LTR)</sub>	Clock to Data Hold – PIO Input Register	3.73	_	3.83	_	ns
t <sub>H(Bottom)</sub>	Clock to Data Hold – PIO Input Register	4.65	_	4.75	_	ns
t <sub>SU_DEL</sub>	Clock to Data Setup – PIO Input Register with Data Input Delay	1.84	_	1.84	_	ns
t <sub>H_DEL(LTR)</sub>	Clock to Data Hold – PIO Input Register with Data Input Delay	0.22	_	0.22	_	ns
t <sub>H_DEL(Bottom)</sub>	Clock to Data Hold – PIO Input Register with Data Input Delay	1.77	_	1.77	_	ns



			-9		-8	
Parameter	Description	Min	Max	Min	Max	Unit
General I/O Pin Par	ameters Using Dedicated Primary Clock Input with PLL	1				
tcopll	Clock to Output – PIO Output Register	I _	4.55	l _	4.67	ns
tsupll(LTR except Bank1)	Clock to Data Setup – PIO Input Register	1.71	_	1.71	_	ns
tsupll(Bank1)	Clock to Data Setup – PIO Input Register	2.33	_	2.33	_	ns
	Clock to Data Setup – PIO Input Register	1.33	_	1.33	_	ns
tsuplL(Bottom)	Clock to Data Hold – PIO Input Register	0.98	_	1.21		ns
t <sub>HPLL(LTR)</sub>	Clock to Data Hold – PIO Input Register	1.87		1.87	_	ns
t <sub>HPLL</sub> (Bottom)	Clock to Data From PIO Input Register with Data	1.67		1.07		113
t <sub>SU_DELPLL</sub> (LTR except Bank1)	Input Delay	4.87	_	4.87	_	ns
t <sub>SU_DELPLL(Bank1)</sub>	Clock to Data Setup – PIO Input Register with Data Input Delay	5.77	_	5.77	_	ns
t <sub>SU_DELPLL</sub> (Bottom)	Clock to Data Setup – PIO Input Register with Data Input Delay	4.74	_	4.74	_	ns
t <sub>H_DELPLL</sub>	Clock to Data Hold – PIO Input Register with Data Input Delay	0.00	_	0.00	_	ns
Generic DDR Input/	Output					
Generic DDRX1 Inp	uts/Outputs with Clock and Data Centered at Pin (GDD	RX1_RX/T	X.SCLK.Ce	entered) u	sing PCLK	Clock Input
(Left, Top, and Righ	t Banks) – Figure 3.7 and Figure 3.9					
•	Input Data Catus Refere CLV	0.917	_	0.917	_	ns
t <sub>su_gddr1</sub>	Input Data Setup Before CLK	0.275	_	0.275	_	UI
t <sub>HO_GDDR1</sub>	Input Data Hold After CLK	0.917	_	0.917	_	ns
	Output Data Valid After CIV Output	1.217	_	1.113	_	ns
t <sub>DVB_GDDR1</sub>	Output Data Valid After CLK Output	-0.45	_	-0.554	_	ns + ½UI
	2	1.217	_	1.113	_	ns
t <sub>DQVA_GDDR1</sub>	Output Data Valid After CLK Output	-0.45	_	-0.554	_	ns + ½UI
f <sub>DATA GDDRX1</sub>	Input/Output Data Rate	_	300	_	300	Mbps
f <sub>MAX GDDRX1</sub>	Frequency of PCLK	_	150	_	150	MHz
	Half of Data Bit Time, or 90 degree	1.667	_	1.667	_	ns
Output TX to Input	· •	0.3	_	0.197	_	ns
	uts/Outputs with Clock and Data Aligned at Pin (GDDR	1	SCLK.Alig	ned) using	PCLK Clo	ck Input
	t Banks) – Figure 3.8 and Figure 3.10		ŭ	,	-	•
		_	-0.917	_	-0.917	ns + ½UI
t <sub>DVA_GDDR1</sub>	Input Data Valid After CLK	_	0.75	_	0.75	ns
		_	0.225	_	0.225	UI
		0.917	_	0.917	_	ns + ½UI
t <sub>DVE GDDR1</sub>	Input Data Hold After CLK	2.583	_	2.583	_	ns
_		0.775	_	0.775	_	UI
t <sub>DIA GDDR1</sub>	Output Data Invalid After CLK Output	_	0.45	_	0.554	ns
t <sub>DIB</sub> GDDR1	Output Data Invalid Before CLK Output	_	0.45	_	0.554	ns
f <sub>DATA GDDRX1</sub>	Input/Output Data Rate	_	300	_	300	Mbps
f <sub>MAX_GDDRX1</sub>	Frequency for PCLK	_	150	_	150	MHz
½ UI	Half of Data Bit Time, or 90 degree	1.667	_	1.667	_	ns
	RX Margin per Edge	0.3	_	0.197	_	ns
	uts/Outputs with Clock and Data Centered at Pin (GDD		X.SCLK C		sing PCI K	
· ·	igure 3.7 and Figure 3.9		JCER.CC	c. cu, u	onig i celt	C.Ock Input
		0.55	l _	0.55		ns
t <sub>SU_GDDR1</sub>	Input Data Setup Before CLK	0.275	_	0.275	_	UI
tuo cooss	Input Data Hold After CLK	0.273	_	0.55	_	
tho_gddr1	Input Data Hold After CLK	0.55	_	0.55	_	ns



		_	-9		-8	
Parameter	Description	Min	Max	Min	Max	Unit
		0.7	_	0.631	_	ns
t <sub>DVB_GDDR1</sub>	Output Data Valid After CLK Output	-0.300	_	-0.369	_	ns + ½UI
		0.7	_	0.631	_	ns
t <sub>DQVA_GDDR1</sub>	Output Data Valid After CLK Output	-0.300	_	-0.369	_	ns + ½UI
f <sub>DATA_GDDRX1</sub>	Input/Output Data Rate		500	_	500	Mbps
f <sub>MAX_GDDRX1</sub>	Frequency of PCLK		250	_	250	MHz
½ UI	Half of Data Bit Time, or 90 degree		_	1	_	ns
	ut RX Margin per Edge	0.15	_	0.081	_	ns
	nputs/Outputs with Clock and Data Aligned at Pin (		l	<u> </u>	PCLK Clo	
	- Figure 3.8 and Figure 3.10	JDDI(XI_I(X) IX	.SCEN.Alig	ileuj usili	S P CLIK CIO	ck iliput
, ,	j	T _	-0.55	_	-0.550	ns + ½UI
t <sub>DVA GDDR1</sub>	Input Data Valid After CLK	_	0.45	_	0.45	ns
-5 W_055W1		_	0.225	_	0.225	UI
		0.55	-	0.55	—	ns + ½UI
t <sub>DVE GDDR1</sub>	Input Data Hold After CLK	1.55	_	1.55	_	ns
*DVE_GDDK1	pat 2 ata 11 ata 1 ata 1	0.775	_	0.775	_	UI
t <sub>DIA GDDR1</sub>	Output Data Invalid After CLK Output		0.3	_	0.369	ns
t <sub>DIB GDDR1</sub>	Output Data Invalid Before CLK Output	_	0.3	_	0.369	ns
f <sub>DATA GDDRX1</sub>	Input/Output Data Rate		500	_	500	Mbps
f <sub>MAX_GDDRX1</sub>	Frequency for PCLK		250	_	250	MHz
½ UI	Half of Data Bit Time, or 90 degree	1	_	1	_	ns
	ut RX Margin per Edge	0.15	_	0.081	_	ns
Figure 3.7 and Fi	Data Setup before CLK Input		_	_	_	ns
_		0.175	_	0.175	_	UI
t <sub>HO_GDDRX2</sub>	Data Hold after CLK Input	0.175	_	0.175	_	ns
t <sub>DVB GDDRX2</sub>	Output Data Valid Before CLK Output	0.177	_	0.177	_	ns
_		0.38	_	0.352	_	ns + ½UI
t <sub>DQVA_GDDRX2</sub>	Output Data Valid After CLK Output	-0.12	_	-0.148	_	Ns
		0.38	_	0.352	_	ns + ½UI
f <sub>DATA_GDDRX2</sub>	Input/Output Data Rate	-0.12	_	-0.148	_	Mbps
f <sub>MAX_GDDRX2</sub>	Frequency for ECLK	_	1000	_	1000	MHz
½ UI	Half of Data Bit Time, or 90 degree		500	_	500	ns
f <sub>PCLK</sub>	PCLK frequency	0.5	_	0.5	_	MHz
<u> </u>	ut RX Margin per Edge	0.23	_	0.202	_	ns
			.ECLK.Alig	ned) using	g PCLK Clo	
Figure 3.8 and Fi	nputs/Outputs with Clock and Data Aligned at Pin (	JUURXZ_RX/TX	1	Т	1	
Figure 3.8 and Fi	nputs/Outputs with Clock and Data Aligned at Pin (ogure 3.10		-0.275	_	-0.275	ns + ½UI
Figure 3.8 and Fi	nputs/Outputs with Clock and Data Aligned at Pin (		-0.275 0.225	_ _	0.225	ns + ½UI
	nputs/Outputs with Clock and Data Aligned at Pin (ogure 3.10		-0.275	_ 		ns + ½UI
	nputs/Outputs with Clock and Data Aligned at Pin (ogure 3.10		-0.275 0.225		0.225	ns + ½UI
	nputs/Outputs with Clock and Data Aligned at Pin (ogure 3.10		-0.275 0.225 0.225	_	0.225	ns + ½UI ns UI
t <sub>DVA_GDDRX2</sub>	nputs/Outputs with Clock and Data Aligned at Pin (ogure 3.10  Input Data Valid After CLK		-0.275 0.225 0.225	— 0.275	0.225	ns + ½UI ns UI ns + ½UI
t <sub>DVA_GDDRX2</sub>	nputs/Outputs with Clock and Data Aligned at Pin (ogure 3.10  Input Data Valid After CLK		-0.275 0.225 0.225 - -	- 0.275 0.775	0.225 0.225 —	ns + ½UI ns UI ns + ½UI ns
t <sub>DVA_GDDRX2</sub> t <sub>DVE_GDDRX2</sub>	Inputs/Outputs with Clock and Data Aligned at Pin (ogure 3.10  Input Data Valid After CLK  Input Data Hold After CLK	0.275 0.775 0.775	-0.275 0.225 0.225 - - -	 0.275 0.775 0.775	0.225 0.225 — — —	ns + ½UI ns UI ns + ½UI ns



		_	-9		-8	
Parameter	Description	Min	Max	Min	Max	Unit
f <sub>MAX_GDDRX2</sub>	Frequency for ECLK	_	500	_	500	MHz
½ UI	Half of Data Bit Time, or 90 degree	0.5	_	0.5	_	ns
f <sub>PCLK</sub>	PCLK frequency	_	250	_	250	MHz
Output TX to Inpu	ut RX Margin per Edge	0.105	_	0.077	_	ns
	nputs/Outputs with Clock and Data Centered at Pin	(GDDRX4 RX/T	X.ECLK.Ce	ntered) u	sing PCLK	Clock Input
Figure 3.7 and Fig				·	Ū	•
t	Input Data Set-Up Before CLK	0.168	_	0.210	_	ns
t <sub>SU_GDDRX4</sub>	Input Data Set-Op Before CER	0.252	_	0.252	_	UI
t <sub>HO_GDDRX4</sub>	Input Data Hold After CLK	0.174	_	0.210	_	ns
+	Output Data Valid Refere CLK Output	0.213	_	0.269	_	ns
t <sub>DVB_GDDRX4</sub>	Output Data Valid Before CLK Output	-0.12	_	-0.148	_	ns + ½ UI
	Output Data Valid After CLK Output	0.213	_	0.269	_	ns
t <sub>DQVA_GDDRX4</sub>	Output Data Valid After CLK Output	-0.12	_	-0.148	_	ns + ½ UI
f <sub>DATA_GDDRX4</sub>	Input/Output Data Rate	_	1500	_	1200	Mbps
f <sub>MAX_GDDRX4</sub>	Frequency for ECLK	_	750	_	600	MHz
½ UI	Half of Data Bit Time, or 90 degree	0.333	_	0.417	_	ns
f <sub>PCLK</sub>	PCLK Frequency	_	187.5	_	150	MHz
Output TX to Inpu	ut RX Margin per Edge	0.08	_	0.102	_	ns
Generic DDRX4 Ir	nputs/Outputs with Clock and Data Aligned at Pin (	GDDRX4_RX/TX	ECLK.Alig	ned) using	PCLK Clo	ck Input, Le
and Right sides O	only - Figure 3.8 and Figure 3.10					-
		_	-0.183	_	-0.229	ns + ½UI
t <sub>DVA_GDDRX4</sub>	Input Data Valid After CLK	_	0.15	_	0.188	ns
		_	0.225	_	0.225	UI
		0.183	_	0.229	_	ns + ½UI
t <sub>DVE_GDDRX4</sub>	Input Data Hold After CLK	0.517	_	0.646	_	ns
			_	0.775	_	
		0.775		0.7.7.0		UI
t <sub>DIA_GDDRX4</sub>	Output Data Invalid After CLK Output	0.775	0.12	_	0.148	UI ns
	Output Data Invalid After CLK Output Output Data Invalid Before CLK Output	0.775 — —	0.12 0.12		0.148 0.148	
t <sub>DIB_GDDRX4</sub>	Output Data Invalid Before CLK Output	_		_		ns
t <sub>DIB_GDDRX4</sub> f <sub>DATA_GDDRX4</sub>	<u> </u>	_ 	0.12	_	0.148	ns ns
t <sub>DIB_GDDRX4</sub> f <sub>DATA_GDDRX4</sub> f <sub>MAX_GDDRX4</sub>	Output Data Invalid Before CLK Output Input/Output Data Rate	_ 	0.12 1500	_	0.148 1200	ns ns Mbps MHz
t <sub>DIB_GDDRX4</sub> f <sub>DATA_GDDRX4</sub> f <sub>MAX_GDDRX4</sub> ½ UI	Output Data Invalid Before CLK Output Input/Output Data Rate Frequency for ECLK Half of Data Bit Time, or 90 degree	- - -	0.12 1500 750	_ _ _ _	0.148 1200 600 —	ns ns Mbps
t <sub>DIB_GDDRX4</sub> f <sub>DATA_GDDRX4</sub> f <sub>MAX_GDDRX4</sub> ½ UI f <sub>PCLK</sub>	Output Data Invalid Before CLK Output Input/Output Data Rate Frequency for ECLK Half of Data Bit Time, or 90 degree PCLK frequency		0.12 1500		0.148 1200	ns ns Mbps MHz ns MHz
T <sub>DIB_GDDRX4</sub> f <sub>DATA_GDDRX4</sub> f <sub>MAX_GDDRX4</sub> ½ UI  f <sub>PCLK</sub> Output TX to Inpu	Output Data Invalid Before CLK Output Input/Output Data Rate Frequency for ECLK Half of Data Bit Time, or 90 degree PCLK frequency It RX Margin per Edge		0.12 1500 750 — 187.5		0.148 1200 600 — 150	ns ns Mbps MHz ns MHz
	Output Data Invalid Before CLK Output Input/Output Data Rate Frequency for ECLK Half of Data Bit Time, or 90 degree PCLK frequency It RX Margin per Edge Inputs/Outputs with Clock and Data Centered at Pin		0.12 1500 750 — 187.5		0.148 1200 600 — 150	ns ns Mbps MHz ns MHz
t <sub>DIB_GDDRX4</sub> f <sub>DATA_GDDRX4</sub> f <sub>MAX_GDDRX4</sub> ½ UI  f <sub>PCLK</sub> Output TX to Inpu  Generic DDRX5 Ir  Figure 3.7 and Fig	Output Data Invalid Before CLK Output Input/Output Data Rate Frequency for ECLK Half of Data Bit Time, or 90 degree PCLK frequency It RX Margin per Edge Inputs/Outputs with Clock and Data Centered at Pingure 3.9		0.12 1500 750 — 187.5		0.148 1200 600 — 150	ns ns Mbps MHz ns MHz
f <sub>DIB_GDDRX4</sub> f <sub>DATA_GDDRX4</sub> f <sub>MAX_GDDRX4</sub> ½ UI  f <sub>PCLK</sub> Output TX to Inpu  Generic DDRX5 Ir	Output Data Invalid Before CLK Output Input/Output Data Rate Frequency for ECLK Half of Data Bit Time, or 90 degree PCLK frequency It RX Margin per Edge Inputs/Outputs with Clock and Data Centered at Pin		0.12 1500 750 — 187.5		0.148 1200 600 — 150	ns ns Mbps MHz ns MHz cons Clock Input
t <sub>DIB_GDDRX4</sub> f <sub>DATA_GDDRX4</sub> f <sub>MAX_GDDRX4</sub> ½ UI  f <sub>PCLK</sub> Output TX to Inpu  Generic DDRX5 Ir  Figure 3.7 and Figure Strong S	Output Data Invalid Before CLK Output Input/Output Data Rate Frequency for ECLK Half of Data Bit Time, or 90 degree PCLK frequency It RX Margin per Edge Inputs/Outputs with Clock and Data Centered at Pingure 3.9		0.12 1500 750 — 187.5 — X.ECLK.Ce		0.148 1200 600 — 150 — sing PCLK	ns ns Mbps MHz ns MHz rs Clock Input
fDDB_GDDRX4  fDATA_GDDRX4  fMAX_GDDRX4  ½ UI  fPCLK  Output TX to Inpu  Generic DDRX5 Ir  Figure 3.7 and Figure 3.7	Output Data Invalid Before CLK Output Input/Output Data Rate Frequency for ECLK Half of Data Bit Time, or 90 degree PCLK frequency It RX Margin per Edge Inputs/Outputs with Clock and Data Centered at Pingure 3.9 Input Data Set-Up Before CLK		0.12 1500 750 — 187.5 — X.ECLK.Ce		0.148 1200 600 - 150 - sing PCLK	ns ns Mbps MHz ns MHz ns Clock Input
tDIB_GDDRX4  fDATA_GDDRX4  fMAX_GDDRX4  ½ UI  fPCLK  Output TX to Inpu  Generic DDRX5 Ir  Figure 3.7 and Figure 3.7 and Figure 3.7  tho_GDDRX5  twindow_GDDRX5C	Output Data Invalid Before CLK Output Input/Output Data Rate Frequency for ECLK Half of Data Bit Time, or 90 degree PCLK frequency It RX Margin per Edge Inputs/Outputs with Clock and Data Centered at Pingure 3.9  Input Data Set-Up Before CLK Input Data Hold After CLK Input Data Valid Window		0.12 1500 750 — 187.5 — <b>X.ECLK.Ce</b>		0.148 1200 600 - 150 - sing PCLK	ns ns Mbps MHz ns MHz ns UI ns
tDIB_GDDRX4  fDATA_GDDRX4  fMAX_GDDRX4  ½ UI  fPCLK  Output TX to Inpu  Generic DDRX5 Ir  Figure 3.7 and Fig	Output Data Invalid Before CLK Output Input/Output Data Rate Frequency for ECLK Half of Data Bit Time, or 90 degree PCLK frequency It RX Margin per Edge Inputs/Outputs with Clock and Data Centered at Pingure 3.9 Input Data Set-Up Before CLK Input Data Hold After CLK		0.12 1500 750 — 187.5 — <b>X.ECLK.Ce</b>		0.148 1200 600 - 150 - sing PCLK	ns ns Mbps MHz ns MHz ns Clock Input  ns UI ns ns
tDIB_GDDRX4  fDATA_GDDRX4  fMAX_GDDRX4  ½ UI  fPCLK  Output TX to Inpu  Generic DDRX5 Ir  Figure 3.7 and Figure 3.7 and Figure 3.7  tho_GDDRX5  twindow_GDDRX5C	Output Data Invalid Before CLK Output Input/Output Data Rate Frequency for ECLK Half of Data Bit Time, or 90 degree PCLK frequency It RX Margin per Edge Inputs/Outputs with Clock and Data Centered at Pingure 3.9 Input Data Set-Up Before CLK Input Data Hold After CLK Input Data Valid Window Output Data Valid Before CLK Output		0.12 1500 750 — 187.5 — X.ECLK.Ce		0.148 1200 600 - 150 - sing PCLK	ns ns Mbps MHz ns MHz ns Clock Input
tDIB_GDDRX4  fDATA_GDDRX4  fMAX_GDDRX4  ½ UI  fPCLK  Output TX to Inpu  Generic DDRX5 Ir  Figure 3.7 and Figure 3.7 and Figure 3.7  tho_GDDRX5  twindow_GDDRX5C	Output Data Invalid Before CLK Output Input/Output Data Rate Frequency for ECLK Half of Data Bit Time, or 90 degree PCLK frequency It RX Margin per Edge Inputs/Outputs with Clock and Data Centered at Pingure 3.9  Input Data Set-Up Before CLK Input Data Hold After CLK Input Data Valid Window		0.12 1500 750 — 187.5 — X.ECLK.Ce		0.148 1200 600 150 sing PCLK	ns ns Mbps MHz ns MHz ns Clock Input  ns ul ns ns ns ns ns
tDIB_GDDRX4  fDATA_GDDRX4  fMAX_GDDRX4  ½ UI  fPCLK  Output TX to Inpu  Generic DDRX5 Ir  Figure 3.7 and Figure 3.7 and Figure 3.7  tbo_gddrx5  twindow_gddrx5c  tDVB_GDDRX5	Output Data Invalid Before CLK Output Input/Output Data Rate Frequency for ECLK Half of Data Bit Time, or 90 degree PCLK frequency It RX Margin per Edge Inputs/Outputs with Clock and Data Centered at Pingure 3.9 Input Data Set-Up Before CLK Input Data Hold After CLK Input Data Valid Window Output Data Valid Before CLK Output Output Data Valid After CLK Output		0.12 1500 750 — 187.5 — X.ECLK.Ce		0.148 1200 600 150 sing PCLK	ns ns ns Mbps MHz ns MHz ns Clock Input  ns ul ns ns ns ns ns ns ns ns+½Ul ns ns+½Ul
tDIB_GDDRX4  fDATA_GDDRX4  fMAX_GDDRX4  fMAX_GDDRX4  1/2 UI  fPCLK  Output TX to Inpu  Generic DDRX5 Ir  Figure 3.7 and Figure	Output Data Invalid Before CLK Output Input/Output Data Rate Frequency for ECLK Half of Data Bit Time, or 90 degree PCLK frequency It RX Margin per Edge Inputs/Outputs with Clock and Data Centered at Pingure 3.9 Input Data Set-Up Before CLK Input Data Hold After CLK Input Data Valid Window Output Data Valid Before CLK Output Input/Output Data Rate		0.12 1500 750 — 187.5 — X.ECLK.Ce		0.148 1200 600 150 sing PCLK 1200	ns ns Mbps MHz ns MHz ns MHz ns Clock Input  ns uI ns ns ns ns ns ns ns ns ns ns+½UI ns ns+½UI
tDIB_GDDRX4  fDATA_GDDRX4  fMAX_GDDRX4  /2 UI  fPCLK  Output TX to Inpu  Generic DDRX5 Ir  Figure 3.7 and Figure 3.7  tho_GDDRX5  twindow_GDDRX5  tDVB_GDDRX5	Output Data Invalid Before CLK Output Input/Output Data Rate Frequency for ECLK Half of Data Bit Time, or 90 degree PCLK frequency It RX Margin per Edge Inputs/Outputs with Clock and Data Centered at Pingure 3.9 Input Data Set-Up Before CLK Input Data Hold After CLK Input Data Valid Window Output Data Valid Before CLK Output Output Data Valid After CLK Output		0.12 1500 750 — 187.5 — X.ECLK.Ce		0.148 1200 600 150 sing PCLK	ns ns ns Mbps MHz ns MHz ns Clock Input  ns ul ns ns ns ns ns ns ns ns+½Ul ns ns+½Ul



		_98		-9	-8	l lm!4
Parameter	Description	Min	Max	Min	Max	Unit
Output TX to Input	RX Margin per Edge	0.12	_	0.102	_	ns
Generic DDRX5 Inp	outs/Outputs with Clock and Data Aligned at Pin (GDDR)	K5_RX/TX	.ECLK.Alig	ned) usin	g PCLK Clo	ck Input –
		l –	-0.220	_	-0.229	ns + ½UI
t <sub>DVA GDDRX5</sub>	Input Data Valid After CLK	_	0.18	_	0.188	ns
5WG55W.G	'	_	0.225	_	0.225	UI
		0.22	_	0.229	_	ns + ½UI
t <sub>DVE GDDRX5</sub>	Input Data Hold After CLK	0.62	_	0.646	_	ns
-572_055133		0.775	_	0.775	_	UI
twindow gddrx5a	Input Data Valid Window	0.440	_	0.458	_	ns
t <sub>DIA</sub> GDDRX5	Output Data Invalid After CLK Output	_	0.12	_	0.148	ns
t <sub>DIB</sub> GDDRX5	Output Data Invalid Before CLK Output	_	0.12	_	0.148	ns
f <sub>DATA GDDRX5</sub>	Input/Output Data Rate	_	1250	_	1200	Mbps
f <sub>MAX GDDRX5</sub>	Frequency for ECLK	_	625	_	600	MHz
½ UI	Half of Data Bit Time, or 90 degree	0.4	_	0.417	_	ns
f <sub>PCLK</sub>	PCLK frequency	_	125	_	120	MHz
	RX Margin per Edge	0.06	_	0.04	_	ns
	Inputs/Outputs with Clock and Data Centered at Pin, us		Clock Inpu			
		0.133	_	0.167	I _	ns
t <sub>SU_GDDRX4_MP</sub>	Input Data Set-Up Before CLK	0.2	_	0.2	_	UI
tho gddrx4 mp	Input Data Hold After CLK	0.133	_	0.167		ns
CHO_GDDRX4_MP	Input Butu Hold Mitch CER	0.133	_	0.167	_	ns
t <sub>DVB_GDDRX4_MP</sub>	Output Data Valid Before CLK Output	0.2	_	0.2	_	UI
		0.133	_	0.167	_	ns
$t_{DQVA\_GDDRX4\_MP}$	Output Data Valid After CLK Output	0.2	_	0.2	_	UI
f <sub>DATA_GDDRX4_MP</sub>	Input Data Bit Rate for MIPI PHY	_	1500	_	1200	Mbps
½ UI	Half of Data Bit Time, or 90 degree	0.333	_	0.417	_	ns
f <sub>PCLK</sub>	PCLK frequency	0.555	187.5	-	150	MHz
	RX Margin per Edge	0.067	187.5	0.083		ns
	uts/Outputs with Clock and Data Aligned at Pin (GDDRX		I K) using I		Innut – Fid	
Figure 3.13	uts/ Outputs with clock and Data Anglied at Fin (ODDIA)	,, I_IX.EC	Lity using	r LL CIOCK	iliput – Fig	sure 3.12 and
	Input Valid Bit "i" switch from CLK Rising Edge ("i" =	_	0.264	_	0.264	UI
t <sub>RPBi_DVA</sub>	0 to 6, 0 aligns with CLK)	_	-0.250	_	-0.250	ns+(½+i)*U
	Input Hold Bit "i" switch from CLK Rising Edge ("i" =	0.722	_	0.722	_	UI
t <sub>RPBi_DVE</sub>	0 to 6, 0 aligns with CLK)	0.235	_	0.235	_	ns+(½+i)*U
t <sub>TPBi_DOV</sub>	Data Output Valid Bit "i" switch from CLK Rising Edge ("i" = 0 to 6, 0 aligns with CLK)	_	0.159	_	0.159	ns+i*Ul
t <sub>TPBi_DOI</sub>	Data Output Invalid Bit "i" switch from CLK Rising Edge ("i" = 0 to 6, 0 aligns with CLK)	0.159	_	0.159	_	ns+(i+ 1)*U
t <sub>TPBi_skew_UI</sub>	TX skew in UI	_	0.15	_	0.15	UI
t <sub>B</sub>	Serial Data Bit Time, = 1UI	1.058	<u> </u>	1.058	_	ns
f <sub>DATA TX71</sub>	DDR71 Serial Data Rate	_	945	_	945	Mbps
f <sub>MAX_TX71</sub>	DDR71 ECLK Frequency	_	473	_	473	MHz
f <sub>CLKIN</sub>	7:1 Clock (PCLK) Frequency	<del>      _   _   _   _   _   _   _</del>	135	_	135	MHz
	RX Margin per Edge	0.159	_	0.159	_	ns

82



		-9		_	-8	Unit	
Parameter	Description	Min	Max	Min	Max	Unit	
Memory Interface	Memory Interface						
DDR3/DDR3L READ	(DQ Input Data are Aligned to DQS) – Figure 3.8						
t <sub>DVBDQ_DDR3</sub> t <sub>DVBDQ_DDR3L</sub>	Data Input Valid before DQS Input	_	-0.235	1	-0.235	ns + ½UI	
t <sub>DVADQ_DDR3</sub> t <sub>DVADQ_DDR3L</sub>	Data Input Valid after DQS Input	0.235	_	0.235	_	ns + ½UI	
f <sub>DATA_DDR3</sub> f <sub>DATA_DDR3L</sub>	DDR Memory Data Rate	-	1066	1	1066	Mb/s	
f <sub>MAX_ECLK_DDR3</sub> f <sub>MAX_ECLK_DDR3L</sub>	DDR Memory ECLK Frequency	_	533	-	533	MHz	
f <sub>MAX_SCLK_DDR3</sub> f <sub>MAX_SCLK_DDR3L</sub>	DDR Memory SCLK Frequency	_	133.3	_	133.3	MHz	
DDR3/DDR3L WRITE	(DQ Output Data are Centered to DQS) – Figure 3.11						
t <sub>DQVBS_DDR3</sub> t <sub>DQVBS_DDR3L</sub>	Data Output Valid before DQS Output	_	-0.235	ı	-0.235	ns + ½UI	
t <sub>DQVAS_DDR3</sub> t <sub>DQVAS_DDR3L</sub>	Data Output Valid after DQS Output	0.235	_	0.235	_	ns + ½UI	
f <sub>DATA_DDR3</sub> f <sub>DATA_DDR3L</sub>	DDR Memory Data Rate	_	1066	1	1066	Mb/s	
f <sub>MAX_ECLK_DDR3</sub> f <sub>MAX_ECLK_DDR3L</sub>	DDR Memory ECLK Frequency	_	533		533	MHz	
fmax_sclk_ddr3 fmax_sclk_ddr3l	DDR Memory SCLK Frequency	_	133.3	_	133.3	MHz	

#### Notes:

FPGA-DS-02120-1.2

- 1. Commercial timing numbers are shown. Industrial numbers are typically slower and can be extracted from the Lattice Radiant software
- General I/O timing numbers are based on LVCMOS 1.8, 8 mA, Fast Slew Rate, 0 pf load for all IOs except the bank1. For bank1, the number are based on LVCMOS 3.3, 12 mA, Fast Slew Rate, 0 pf load.
   Generic DDR timing are numbers based on LVDS I/O.
   DDR3 timing numbers are based on SSTL15.
- 3. Uses LVDS I/O standard for measurements.
- 4. Maximum clock frequencies are tested under best case conditions. System performance may vary upon the user environment.
- 5. All numbers are generated with the Lattice Radiant software.
- 6. This clock skew is not the internal clock network skew. Nexus family devices have very low internal clock network skew that can be approximated to 0 ps. These t<sub>skew</sub> values measured externally at system level includes additional skew added by the I/O, wire bonding and package ball.




Figure 3.7. Receiver RX.CLK.Centered Waveforms

© 2025 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.






Figure 3.8. Receiver RX.CLK.Aligned and DDR Memory Input Waveforms




Figure 3.9. Transmit TX.CLK.Centered and DDR Memory Output Waveforms





Figure 3.10. Transmit TX.CLK.Aligned Waveforms



#### Receiver - Shown for one LVDS Channel



#### Transmitter - Shown for one LVDS Channel




Figure 3.11. DDRX71 Video Timing Waveforms




Figure 3.12. Receiver DDRX71\_RX Waveforms






Figure 3.13. Transmitter DDRX71\_TX Waveforms



## 3.19. sysCLOCK PLL Timing (Vcc = 1.0 V)

Over recommended operating conditions.

Table 3.35. sysCLOCK PLL Timing ( $V_{cc} = 1.0 \text{ V}$ )

Parameter	Descriptions	Conditions	Min	Тур.	Max	Units
f <sub>IN</sub>	Input Clock Frequency (CLKI, CLKFB)	_	18	_	500	MHz
f <sub>out</sub>	Output Clock Frequency	_	6.25	_	800	MHz
f <sub>VCO</sub>	PLL VCO Frequency	_	800	_	1600	MHz
f	Phase Potester Input Fraguency	Without Fractional-N Enabled	18	_	500	MHz
f <sub>PFD</sub>	Phase Detector Input Frequency	With Fractional-N Enabled	18	_	100	MHz
AC Character	istics					
$t_{\text{DT}}$	Output Clock Duty Cycle	_	45	_	55	%
t <sub>PH</sub> <sup>4</sup>	Output Phase Accuracy	_	-5	_	5	%
	Output Clask Pariod Litter	f <sub>OUT</sub> ≥ 200 MHz	_	_	250	ps p-p
	Output Clock Period Jitter	f <sub>OUT</sub> < 200 MHz	_	_	0.05	UIPP
	Outrout Clark Cycle to Cycle litter	f <sub>OUT</sub> ≥ 200 MHz	_	_	250	ps p-p
	Output Clock Cycle-to-Cycle Jitter	f <sub>OUT</sub> < 200 MHz	_	_	0.05	UIPP
		f <sub>PFD</sub> ≥ 200 MHz	_	_	250	ps p-p
t <sub>OPJIT</sub> 1	Outrot Clark Blazza Pittari	60 MHz ≤ f <sub>PFD</sub> < 200 MHz	_	_	350	ps p-p
	Output Clock Phase Jitter	30 MHz ≤ f <sub>PFD</sub> < 60 MHz	_	_	450	ps p-p
		18 MHz ≤ f <sub>PFD</sub> < 30 MHz	_	_	650	ps p-p
	0	f <sub>OUT</sub> ≥ 200 MHz	_	_	350	ps p-p
	Output Clock Period Jitter (Fractional-N)	f <sub>OUT</sub> < 200 MHz	_	_	0.07	UIPP
	Output Clock Cycle-to-Cycle Jitter	f <sub>OUT</sub> ≥ 200 MHz	_	_	400	ps p-p
	(Fractional-N)	f <sub>OUT</sub> < 200 MHz	_	_	0.08	UIPP
f <sub>BW</sub> <sup>3</sup>	PLL Loop Bandwidth	_	0.45		13	MHz
t <sub>LOCK</sub> <sup>2</sup>	PLL Lock-in Time	_	_	_	10	ms
t <sub>UNLOCK</sub>	PLL Unlock Time (from RESET goes HIGH)	_	_	_	50	ns
	Jacob Clark Baria d IV	f <sub>PFD</sub> ≥ 20 MHz	_	_	500	ps p-p
t <sub>IPJIT</sub>	Input Clock Period Jitter	f <sub>PFD</sub> < 20 MHz	_	_	0.01	UIPP
t <sub>HI</sub>	Input Clock High Time	90% to 90%	0.5	_	_	ns
t <sub>LO</sub>	Input Clock Low Time	10% to 10%	0.5	_	_	ns
t <sub>RST</sub>	RST/ Pulse Width	_	1	_	_	ms
f <sub>SSC_MOD</sub>	Spread Spectrum Clock Modulation Frequency	_	20	_	200	kHz
f <sub>SSC_MOD_AMP</sub>	Spread Spectrum Clock Modulation Amplitude Range	_	0.25	_	2.00	%
f <sub>SSC_MOD_STEP</sub>	Spread Spectrum Clock Modulation Amplitude Step Size		_	0.25	_	%

#### Notes:

- 1. Jitter sample is taken over 10,000 samples for Period jitter, and 1,000 samples for Cycle-to-Cycle jitter of the primary PLL output with clean reference clock with no additional I/O toggling.
- 2. Output clock is valid after  $t_{LOCK}$  for PLL reset and dynamic delay adjustment.
- 3. Result from Lattice Radiant software.
- 4. CLKOS as compared to CLKOP output for one phase step at the maximum VCO frequency.



## 3.20. Internal Oscillators Characteristics

## Table 3.36. Internal Oscillators (V<sub>cc</sub> = 1.0 V)

Symbol	Parameter Description	Min	Тур	Max	Unit
f <sub>CLKHF</sub>	HFOSC CLKK Clock Frequency	418.5	450	481.5	MHz
f <sub>CLKLF</sub>	LFOSC CLKK Clock Frequency	25.6	32	38.4	kHz
DCH <sub>CLKHF</sub>	HFOSC Duty Cycle (Clock High Period)	45	50	55	%
DCH <sub>CLKLF</sub>	LFOSC Duty Cycle (Clock High Period)	45	50	55	%

## 3.21. User I<sup>2</sup>C Characteristics

## Table 3.37. User $I^2C$ Specifications ( $V_{CC} = 1.0 \text{ V}$ )

Symbol	Parameter	STD Mode		FAST Mode		FAST Mode Plus <sup>2</sup>			Limita		
	Description	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
f <sub>scl</sub>	SCL Clock Frequency	ı	-	100	_	-	400	-	-	1000	kHz
T <sub>DELAY</sub> 1	Optional delay through delay block	-	62	-	_	62	_	-	62	_	ns

#### Notes:

- 1. Refer to the I<sup>2</sup>C Specification for timing requirements. User design should set constraints in Lattice Design Software to meet this industrial I<sup>2</sup>C Specification.
- 2. Fast Mode Plus maximum speed may be achieved by using external pull up resistor on I<sup>2</sup>C bus. Internal pull up may not be sufficient to support the maximum speed.



## 3.22. Analog-Digital Converter (ADC) Block Characteristics

## Table 3.38. ADC Specifications<sup>1</sup>

Symbol	Description	Condition	Min	Тур	Max	Unit
V <sub>REFINT_ADC</sub>	ADC Internal Reference Voltage <sup>4</sup>	_	1.14 <sup>2</sup>	1.2	1.26 <sup>2</sup>	V
V <sub>REFEXT_ADC</sub>	ADC External Reference Voltage	_	1.0	_	1.8	V
N <sub>RES_ADC</sub>	ADC Resolution	_	_	12	_	bits
ENOB <sub>ADC</sub>	Effective Number of Bits	_	9.9	11	_	bits
		Bipolar Mode, Internal V <sub>REF</sub>	V <sub>CM_ADC</sub> — V <sub>REFINT_ADC/4</sub>	V <sub>CM_ADC</sub>	V <sub>CM_ADC</sub> + V <sub>REFINT_ADC/4</sub>	V
$V_{SR\_ADC}$	ADC Input Range	Bipolar Mode, External V <sub>REF</sub>	V <sub>CM_ADC</sub> — V <sub>REFEXT_ADC/4</sub>	V <sub>REFEXT_ADC</sub>	V <sub>CM_ADC</sub> + V <sub>REFEXT_ADC/4</sub>	V
	7.50 mpachange	Uni-polar Mode, Internal V <sub>REF</sub>	0	_	V <sub>REFINT_ADC</sub>	V
		Uni-polar Mode, External V <sub>REF</sub>	0	_	V <sub>REFEXT_ADC</sub>	V
	ADC Input Common Mode	Internal V <sub>REF</sub>	_	V <sub>REFINT_ADC/2</sub>	_	V
V <sub>CM_ADC</sub>	Voltage (for fully differential signals)	External V <sub>REF</sub>	_	V <sub>REFEXT_ADC/2</sub>	_	V
f <sub>CLK_ADC</sub>	ADC Clock Frequency	_	_	25	50	MHz
f <sub>INPUT_ADC</sub>	ADC Input Frequency	@Sampling Frequency = 1 Mbps	_	_	500	kHz
FS <sub>ADC</sub>	ADC Sampling Rate	_	_	1	_	MS/s
N <sub>TRACK_ADC</sub>	ADC Input Tracking Time	_	4	_	_	cycles <sup>3</sup>
R <sub>IN_ADC</sub>	ADC Input Equivalent Resistance	_	_	116	_	ΚΩ
t <sub>CAL_ADC</sub>	ADC Calibration Time	_	_	_	6500	cycles <sup>3</sup>
L <sub>OUTput_ADC</sub>	ADC Conversion Time	Includes minimum tracking time of four cycles	25	_	_	cycles <sup>3</sup>
DNL <sub>ADC</sub>	ADC Differential Nonlinearity	_	-1	_	1	LSB
INL <sub>ADC</sub>	ADC Integral Nonlinearity	_	<b>-2</b> <sup>2</sup>	_	2.21	LSB
SFDR <sub>ADC</sub>	ADC Spurious Free Dynamic Range	_	67.7	77	_	dBc
THD <sub>ADC</sub>	ADC Total Harmonic Distortion	_	_	-76	-66.8	dB
SNR <sub>ADC</sub>	ADC Signal to Noise Ratio	_	61.9	68	_	dB
SNDR <sub>ADC</sub>	ADC Signal to Noise Plus Distortion Ratio	_	61.7	67	_	dB
ERR <sub>GAIN_ADC</sub>	ADC Gain Error	_	-0.5	_	0.5	% FS <sub>ADC</sub>
ERR <sub>OFFSET_ADC</sub>	ADC Offset Error	_	-2	_	2	LSB
C <sub>IN_ADC</sub>	ADC Input Equivalent Capacitance	_	_	2	_	pF

## Notes:

- 1. ADC is available in select speed grades. See Ordering Information.
- 2. Not tested; guaranteed by design.
- 3. ADC Sample Clock cycles. See ADC User Guide for Nexus Platform (FPGA-TN-02129) for more details.
- 4. Internal voltage reference is only for internal testing purpose. It does not recommended for customer design.

89



## 3.23. Comparator Block Characteristics

Table 3.39. Comparator Specifications<sup>1</sup>

Symbol	Description	Min	Тур	Max	Unit
f <sub>IN_COMP</sub>	Comparator Input Frequency	1	_	10	MHz
$V_{IN\_COMP}$	Comparator Input Voltage	0	_	V <sub>CCADC18</sub>	V
V <sub>OFFSET_COMP</sub>	Comparator Input Offset	-23	_	24	mV
V <sub>HYST_COMP</sub>	Comparator Input Hysteresis	10	_	31	mV
V <sub>LATENCY_COMP</sub>	Comparator Latency	_	_	31	ns

#### Note:

## 3.24. Digital Temperature Readout Characteristics

Digital temperature Readout (DTR) is implemented in one of the channels of ADC1.

Table 3.40. DTR Specifications<sup>1, 2</sup>

Symbol	Description	Condition	Min	Тур	Max	Unit
DTR <sub>RANGE</sub>	DTR Detect Temperature Range	_	-40	_	100	°C
DTR <sub>ACCURACY</sub>	DTR Accuracy	with external voltage <sup>1</sup> reference range of 1.0 V to 1.8 V	-13	±4	13	°C
DTR <sub>RESOLUTION</sub>	DTR Resolution	with external voltage reference	-0.3	_	0.3	°C

#### Notes:

#### 3.25. Hardened SGMII Receiver Characteristics

#### 3.25.1. SGMII Rx Specifications

Over recommended operating conditions.

Table 3.41. SGMII Rx

Symbol	Description	Test Conditions	Min	Тур	Max	Unit
f <sub>DATA</sub>	SGMII Data Rate	_	_	1250	_	MHz
f <sub>REFCLK</sub>	SGMII Reference Clock Frequency (Data Rate/10)	_	_	125	_	MHz
J <sub>TOL_Dj</sub>	Jitter Tolerance, Deterministic	Periodic jitter < 300 kHz	_	_	0.11	UI
J <sub>TOL_Tj</sub>	Jitter Tolerance, Total	Periodic jitter < 300 kHz	_	_	0.31	UI
Δf/f	Data Rate and Reference Clock Accuracy	_	-300	_	300	ppm

#### Note:

FPGA-DS-02120-1.2

© 2025 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

<sup>1.</sup> Comparator is available in select speed grades. See Ordering Information.

External voltage reference (VREF) should be 0.1% accurate or better. DTR sensitivity to VREF is -4.1 °C per VREF per-cent (for example, if the VREF is 1 % low, then the DTR will read +4.1 °C high).

DTR is available in select speed grades. See the Ordering Information section.

J<sub>TOT</sub> can meet the following jitter mask specification: 0 to 3.5 kHz: 10 UI; 3.5 to 700 kHz: log-log slope 10 UI to 0.05 UI; above 700 kHz: 0.05 UI.



## 3.26. sysCONFIG Port Timing Specifications

Over recommended operating conditions.

**Table 3.42. sysCONFIG Port Timing Specifications** 

Symbol	Parameter	Device	Min	Тур.	Max	Unit			
POR Timing	POR Timing								
t <sub>MSPI_INH</sub>	Time during POR, from V <sub>CC</sub> , V <sub>CCAUX</sub> , V <sub>CCIOO</sub> or V <sub>CCIO1</sub> (whichever is the last) pass POR trip voltage to pull PROGRAMN LOW to prevent entering self-download mode	_	_	_	1	μs			
PROGRAMN C	PROGRAMN Configuration Timing								
t <sub>PROGRAMN_L</sub>	PROGRAMN LOW pulse accepted	_	50	_	_	ns			
t <sub>PROGRAMN_H</sub>	PROGRAMN HIGH pulse accepted	_	60	_	_	ns			
t <sub>PROGRAMN_RJ</sub>	PROGRAMN LOW pulse rejected	_	_	_	25	ns			
t <sub>INIT_LOW</sub>	PROGRAMN LOW to INITN LOW	_	_	_	100	ns			
t <sub>INIT_HIGH</sub>	PROGRAMN LOW to INITN HIGH	_	_	_	40	μs			
t <sub>DONE_LOW</sub>	PROGRAMN LOW to DONE LOW	_	_	_	55	μs			
t <sub>DONE_HIGH</sub>	PROGRAMN HIGH to DONE HIGH	_	_	_	2	S			
t <sub>IODISS</sub>	PROGRAMN LOW to I/O Disabled	_	_	_	125	ns			




Figure 3.14. PROGRAMN Timing






Figure 3.15. Configuration Error Notification

## 3.27. JTAG Port Timing Specifications

Over recommended operating conditions.

**Table 3.43. JTAG Port Timing Specifications** 

Symbol	Parameter	Min	Тур.	Max	Units
f <sub>MAX</sub>	TCK clock frequency	_	_	25	MHz
t <sub>BTCPH</sub>	TCK clock pulse width high	20	_	_	ns
t <sub>BTCPL</sub>	TCK clock pulse width low	20	_	_	ns
t <sub>BTS</sub>	TCK TAP setup time	5	_	_	ns
t <sub>BTH</sub>	TCK TAP hold time	5	_	_	ns
t <sub>BTRF</sub>	TAP controller TDO rise/fall time <sup>1</sup>		_	_	mV/ns
t <sub>BTCO</sub>	TAP controller falling edge of clock to valid output	_	_	14	ns
t <sub>BTCODIS</sub>	TAP controller falling edge of clock to valid disable	_	_	14	ns
t <sub>BTCOEN</sub>	TAP controller falling edge of clock to valid enable	_	_	14	ns
t <sub>BTCRS</sub>	BSCAN test capture register setup time	8	_	_	ns
t <sub>BTCRH</sub>	BSCAN test capture register hold time	25	_	_	ns
t <sub>BUTCO</sub>	BSCAN test update register, falling edge of clock to valid output	_	_	25	ns
t <sub>BTUODIS</sub>	BSCAN test update register, falling edge of clock to valid disable		_	25	ns
t <sub>BTUPOEN</sub>	BSCAN test update register, falling edge of clock to valid enable	_	_	25	ns

#### Note:

1. Based on default I/O setting of slow slew rate.







Figure 3.16. JTAG Port Timing Waveforms

## 3.28. Switching Test Conditions

Figure 3.17 shows the output test load that is used for AC testing. The specific values for resistance, capacitance, voltage, and other test conditions are listed in Table 3.44.



\*CL Includes Test Fixture and Probe Capacitance

Figure 3.17. Output Test Load, LVTTL and LVCMOS Standards



## Table 3.44. Test Fixture Required Components, Non-Terminated Interfaces<sup>1</sup>

Test Condition	R <sub>1</sub>	R <sub>2</sub>	C <sub>L</sub>	Timing Ref.	V <sub>T</sub>
				LVCMOS 3.3 = 1.5 V	_
LVTTL and other LVCMOS settings (L $\geq$ H, H $\geq$ L)		∞		LVCMOS 2.5 = V <sub>CCIO</sub> /2	_
	$\infty$		0 pF	LVCMOS 1.8 = V <sub>CCIO</sub> /2	_
				LVCMOS 1.5 = V <sub>CCIO</sub> /2	_
				LVCMOS 1.2 = V <sub>CCIO</sub> /2	_
LVCMOS 2.5 I/O (Z ≥ H)	∞	1 ΜΩ	0 pF	V <sub>CCIO</sub> /2	_
LVCMOS 2.5 I/O (Z ≥ L)	1 ΜΩ	$\infty$	0 pF	V <sub>CCIO</sub> /2	V <sub>ccio</sub>
LVCMOS 2.5 I/O (H ≥ Z)	∞	100	0 pF	V <sub>OH</sub> – 0.10	_
LVCMOS 2.5 I/O (L ≥ Z)	100	8	0 pF	V <sub>OL</sub> + 0.10	V <sub>ccio</sub>

#### Note:

<sup>1.</sup> Output test conditions for all other interfaces are determined by the respective standards.



# 4. DC and Switching Characteristics for LFMXO5-20TD, LFMXO5-20TDQ, LFMXO5-30TD, LFMXO5-30TDQ, LFMXO5-55TD, and LFMXO5-55TDQ Commercial and Industrial

All specifications in this section are characterized within recommended operating conditions unless otherwise specified.

## 4.1. Absolute Maximum Ratings

**Table 4.1. Absolute Maximum Ratings** 

Symbol	Parameter	Min	Max	Unit
V <sub>CC</sub> , V <sub>CCECLK</sub>	Supply Voltage	-0.5	1.10	V
V <sub>CCAUX</sub> , V <sub>CCAUXA</sub> , V <sub>CCAUXH3</sub> , V <sub>CCAUXH4</sub> , V <sub>CCAUXH5</sub>	Supply Voltage	-0.5	1.98	V
V <sub>CCIO0, 1, 2, 6, 7</sub>	I/O Supply Voltage	-0.5	3.63	V
V <sub>CCIO3</sub> , 4, 5	I/O Supply Voltage	-0.5	1.98	V
V <sub>CCPLLSD*</sub>	SERDES Block PLL Supply Voltage	-0.5	1.98	V
V <sub>CCSD*</sub>	SERDES Supply Voltage	-0.5	1.10	V
V <sub>CCSDCK</sub>	SERDES Clock Buffer Supply Voltage	-0.5	1.10	V
V <sub>CCADC18</sub>	ADC Block 1.8 V Supply Voltage	-0.5	1.98	V
V <sub>CCAUXSDQ*</sub>	SERDES AUX Supply Voltage	-0.5	1.98	V
_	Input or I/O Voltage Applied, Bank 0, Bank 1, Bank 2, Bank 6, Bank 7	-0.5	3.63	V
_	Input or I/O Voltage Applied, Bank 3, Bank 4, Bank 5	-0.5	1.98	V
T <sub>A</sub>	Storage Temperature (Ambient)	-65	150	°C
TJ	Junction Temperature	_	+125	°C

#### Notes:

- Stress above those listed under the *Absolute Maximum Ratings* may cause permanent damage to the device. Functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.
- Compliance with the Lattice Thermal Management document is required.
- All voltages referenced to GND.
- All V<sub>CCAUX</sub> should be connected on PCB.

## 4.2. Recommended Operating Conditions<sup>1, 2, 3</sup>

**Table 4.2. Recommended Operating Conditions** 

Symbol	Parameter	Conditions	Min	Тур.	Max	Unit
V <sub>CC</sub> , V <sub>CCECLK</sub>	Core Supply Voltage	V <sub>CC</sub> = 1.0	0.95	1.00	1.05	V
V <sub>CCAUX</sub>	Auxiliary Supply Voltage	Bank 0, Bank 1, Bank 2, Bank 6, Bank 7	1.71	1.80	1.89	V
V <sub>CCAUXH3/4/5</sub>	Auxiliary Supply Voltage	Bank 3, Bank 4, Bank 5	1.71	1.80	1.89	V
V <sub>CCAUXA</sub>	Auxiliary Supply Voltage for core logic	_	1.71	1.80	1.89	V
V <sub>CCIO</sub>	I/O Driver Supply Voltage	V <sub>CCIO</sub> = 3.3 V, Bank 0, Bank 1, Bank 2, Bank 6, Bank 7	3.135	3.30	3.465	V



Symbol	Parameter	Conditions	Min	Тур.	Max	Unit
		V <sub>CCIO</sub> = 2.5 V, Bank 1, Bank 2, Bank 6	2.375	2.50	2.625	V
		V <sub>CCIO</sub> = 1.8 V, All Banks except Bank 0 and Bank 7	1.71	1.80	1.89	V
		V <sub>CCIO</sub> = 1.5 V, All Banks except Bank 0 and Bank 7	1.425	1.50	1.575	V
		V <sub>CCIO</sub> = 1.35 V, All Banks except Bank 0 and Bank 7 (For DDR3L Only)	1.2825	1.35	1.4175	V
		V <sub>CCIO</sub> = 1.2 V, All Banks except Bank 0 and Bank 7	1.14	1.20	1.26	V
		V <sub>CCIO</sub> = 1.0 V, Bank 3, Bank 4, Bank 5	0.95	1.00	1.05	V
ADC External Po	ower Supplies					
V <sub>CCADC18</sub>	ADC 1.8 V Power Supply	_	1.71	1.80	1.89	V
SERDES Block E	xternal Power Supplies					
V <sub>CCSD*</sub>	Supply Voltage for SERDES Block and SERDES I/O	_	0.95	1.00	1.05	V
V <sub>CCSDCK</sub>	Supply Voltage for SERDES Clock Buffer	_	0.95	1.00	1.05	V
V <sub>CCPLLSD*</sub>	SERDES Block PLL Supply Voltage	_	1.71	1.80	1.89	V
V <sub>CCAUXSDQ*</sub>	SERDES Block Auxiliary Supply Voltage	_	1.71	1.80	1.89	V
Operating Tem	perature					
t <sub>JCOM</sub>	Junction Temperature, Commercial Operation	_	0	_	85	°C
t <sub>JIND</sub>	Junction Temperature, Industrial Operation	_	-40	_	100	°C

#### Notes:

- 1. For correct operation, all supplies must be held in their valid operation voltage range.
- 2. All supplies with same voltage should be from the same voltage source. Proper isolation filters are needed to properly isolate noise from each other.
- 3. Common supply rails must be tied together.

## 4.3. Power Supply Ramp Rates

#### **Table 4.3. Power Supply Ramp Rates**

Symbol	Parameter	Min	Тур	Max	Unit
t <sub>RAMP</sub>	Power Supply ramp rates for all supplies <sup>1</sup>	0.1	-	50	V/ms

#### Notes:

- 1. Assumes monotonic ramp rates.
- 2. All supplies need to be in the operating range as defined in Recommended Operating Conditions when the device has completed configuration and entering into User Mode. Supplies that are not in the operating range needs to be adjusted to faster ramp rate, or you have to delay configuration or wake up.

© 2025 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



## 4.4. Power up Sequence

Power-On-Reset (POR) puts the MachXO5-NX device into a reset state. There is no power up sequence required for the MachXO5-NX device.

Table 4.4. Power-On Reset

Symbol	Parameter	Min	Тур	Max	Unit	
	Power-On-Reset ramp-up trip point		0.73	ı	0.83	V
$V_{PORUP}$		V <sub>CCAUX</sub>	1.34	_	1.62	V
		V <sub>CCIO0</sub> ,V <sub>CCI01</sub>	0.89	ı	1.05	V
M	Power-On-Reset ramp-up trip point		0.51	_	0.81	V
V <sub>PORDN</sub>	(Monitoring V <sub>CC</sub> and V <sub>CCAUX</sub> )	V <sub>CCAUX</sub>	1.38	_	1.59	V

## 4.5. On-Chip Programmable Termination

The MachXO5-NX devices support a variety of programmable on-chip terminations options, including:

- Dynamically switchable Single-Ended Termination with programmable resistor values of 40  $\Omega$ , 50  $\Omega$ , 60  $\Omega$ , or 75  $\Omega$ .
- Common mode termination of 100  $\Omega$  for differential inputs.




Figure 4.1. On-Chip Termination

See Table 4.5 for termination options for input modes.

**Table 4.5. On-Chip Termination Options for Input Modes** 

Table 1151 Cit Citip 1 Citimation Options 151 Impact 115005					
IO_TYPE	Differential Termination Resistor <sup>1,2</sup>	Terminate to V <sub>CCIO</sub> /2 <sup>1,2</sup>			
subLVDS	100, OFF	OFF			
SLVS	100, OFF	OFF			
MIPI_DPHY	100	OFF			
HSTL15D_I	100, OFF	OFF			
SSTL15D_I	100, OFF	OFF			
SSTL135D_I	100, OFF	OFF			
HSUL12D	100, OFF	OFF			
LVCMOS15H	OFF	OFF			
LVCMOS12H	OFF	OFF			
LVCMOS10H	OFF	OFF			
LVCMOS12H	OFF	OFF			
LVCMOS10H	OFF	OFF			



IO_TYPE	Differential Termination Resistor <sup>1,2</sup>	Terminate to V <sub>CCIO</sub> /2 <sup>1,2</sup>
LVCMOS18H	OFF	OFF, 40, 50, 60, 75
HSTL15_I	OFF	50
SSTL15_I	OFF	OFF, 40, 50, 60, 75
SSTL135_I	OFF	OFF, 40, 50, 60, 75
HSUL12	OFF	OFF, 40, 50, 60, 75
LVSTL_I	OFF	OFF, 40, 48, 60, 80, 120
LVSTL_II	OFF	OFF, 80, 120

#### Notes:

- 1. Single-ended Terminate Resistor (to ground for LPDDR4, to VCCIO/2 for all other non-LPDDR4) and Differential Resistor when turned on can only have one setting per bank. Only bottom banks have this feature.
- 2. Use of Single-ended Terminate Resistor (to ground for LPDDR4, to VCCIO/2 for all other non-LPDDR4) and Differential Termination Resistor are mutually exclusive in an I/O bank.
- 3. Tolerance for single-ended termination resistor is -10/60%, while for differential termination resistor is -15/15%.

Refer to sysI/O User Guide for Nexus Platform (FPGA-TN-02067) for on-chip termination usage and value ranges.

## 4.6. Hot Socketing Specifications

**Table 4.6. Hot Socketing Specifications for GPIO** 

Symbol	Parameter	Condition	Min	Тур	Max	Unit
I <sub>DK</sub>	Input or I/O Leakage Current for Wide Range I/O (excluding INITN/DONE)	$0 < V_{IN} < V_{IH}(max)$ $0 < V_{CC} < V_{CC}(max)$ $0 < V_{CCIO} < V_{CCIO}(max)$ $0 < V_{CCAUX} < V_{CCAUX}(max)$	-1.5	-	1.5	mA

#### Notes:

- I<sub>DK</sub> is additive to I<sub>PU</sub>, I<sub>PD</sub>, or I<sub>BH</sub>.
- Hot socket specification defines when the hot socketed device's junction temperature is at 85 °C or below. When the hot socketed device's junction temperature is above 85 °C, the I<sub>DK</sub> current can exceed the above spec.
- Going beyond the hot socketing ranges specified here will cause exponentially higher Leakage currents and potential reliability issues. A total of 64mA per 8 I/O should not be exceeded.

## 4.7. Programming/Erase Specifications

Table 4.7. Programming/Erase Specifications<sup>1</sup>

Symbol	mbol Parameter		Max.	Units
Flash Programming cycles per t <sub>RETENTION</sub>		_	10,000	Cyclos
N <sub>PROGCYC</sub>	Flash Write/Erase cycles	_	100,000	Cycles
	Data retention at 100 °C junction temperature	20	_	Vaara
TRETENTION	Data retention at 85 °C junction temperature	>20	_	Years

#### Note:

1. A Write/Erase cycle is defined as any number of writes over time followed by one erase cycle.

#### 4.8. ESD Performance

Refer to the MachXO5-NX Product Family Qualification Summary for complete qualification data, including ESD performance.



#### 4.9. DC Electrical Characteristics

Table 4.8. DC Electrical Characteristics – Wide Range (Over Recommended Operating Conditions)

		<u>-</u>				
Symbol	Parameter	Condition	Min	Тур	Max	Unit
I <sub>IL</sub> , I <sub>IH</sub> <sup>1</sup>	Input or I/O Leakage current (Commercial/Industrial)	0 ≤ V <sub>IN</sub> ≤ V <sub>CCIO</sub>	_	_	10	μΑ
I <sub>IH</sub> <sup>2</sup>	Input or I/O Leakage current	$V_{CCIO} \le V_{IN} \le V_{IH}$ (max)	_	_	100	μΑ
I <sub>PU</sub>	I/O Weak Pull-up Resistor Current	$0 \le V_{IN} \le 0.7 \times V_{CCIO}$	-30	_	-150	μΑ
I <sub>PD</sub>	I/O Weak Pull-down Resistor Current	V <sub>IL</sub> (max) ≤ V <sub>IN</sub> ≤ V <sub>CCIO</sub>	30	_	150	μΑ
I <sub>BHLS</sub>	Bus Hold Low Sustaining Current	V <sub>IN</sub> = V <sub>IL</sub> (max)	30	_	_	μΑ
I <sub>BHHS</sub>	Bus Hold High Sustaining Current	$V_{IN} = 0.7 \times V_{CCIO}$	-30	_	_	μΑ
I <sub>BHLO</sub>	Bus hold low Overdrive Current	$0 \le V_{IN} \le V_{CCIO}$	_	_	150	μΑ
I <sub>BHHO</sub>	Bus hold high Overdrive Current	$0 \le V_{IN} \le V_{CCIO}$	_	_	-150	μΑ
V <sub>BHT</sub>	Bus Hold Trip Points	_	V <sub>IL</sub> (max)	_	V <sub>IH</sub> (min)	V

#### Notes:

- 1. Input or I/O leakage current is measured with the pin configured as an input or as an I/O with the output tri-stated. Bus Maintenance circuits are disabled.
- 2. The input leakage current  $I_{IH}$  is the worst case input leakage per GPIO when the pad signal is high and also higher than the bank  $V_{CCIO}$ . This is considered a mixed mode input.

Table 4.9. DC Electrical Characteristics – High Speed (Over Recommended Operating Conditions)

Symbol	Parameter	Condition	Min	Тур	Max	Unit
I <sub>IL</sub> , I <sub>IH</sub> <sup>1</sup>	Input or I/O Leakage	$0 \le V_{IN} \le V_{CCIO}$	_	-	10	μΑ
I <sub>PU</sub>	I/O Weak Pull-up Resistor Current	$0 \le V_{IN} \le 0.7 \times V_{CCIO}$	-30	_	-150	μΑ
I <sub>PD</sub>	I/O Weak Pull-down Resistor Current	V <sub>IL</sub> (max) ≤ V <sub>IN</sub> ≤ V <sub>CCIO</sub>	30	_	150	μΑ
I <sub>BHLS</sub>	Bus Hold Low Sustaining Current	V <sub>IN</sub> = V <sub>IL</sub> (max)	30	I		μΑ
I <sub>BHHS</sub>	Bus Hold High Sustaining Current	$V_{IN} = 0.7 \times V_{CCIO}$	-30	ı	_	μΑ
I <sub>BHLO</sub>	Bus hold low Overdrive Current	$0 \le V_{IN} \le V_{CCIO}$	_	-	150	μΑ
Івнно	Bus hold high Overdrive Current	$0 \le V_{IN} \le V_{CCIO}$	_	_	-150	μΑ
$V_{BHT}$	Bus Hold Trip Points	_	V <sub>IL</sub> (max)	_	V <sub>IH</sub> (min)	V

#### Note:

Table 4.10. Capacitors – Wide Range (Over Recommended Operating Conditions)

Symbol	Parameter	Condition	Min	Тур	Max	Unit
C <sub>1</sub> <sup>1</sup>	I/O Capacitance	$V_{CCIO} = 3.3 \text{ V}, 2.5 \text{ V}, 1.8 \text{ V}, 1.5 \text{ V}, 1.2 \text{ V}, V_{CC} = \text{typ.}, V_{IO} = 0 \text{ to } V_{CCIO} + 0.2 \text{ V}$	1	6	1	pf
C <sub>2</sub> <sup>1</sup>	Dedicated Input Capacitance	$V_{CCIO} = 3.3 \text{ V}, 2.5 \text{ V}, 1.8 \text{ V}, 1.5 \text{ V}, 1.2 \text{ V}, V_{CC} = \text{typ.}, V_{IO} = 0 \text{ to } V_{CCIO} + 0.2 \text{ V}$	ı	6	ı	pf

#### Note:

1.  $T_A 25$  °C, f = 1.0 MHz.

<sup>1.</sup> Input or I/O leakage current is measured with the pin configured as an input or as an I/O with the output tri-stated. Bus Maintenance circuits are disabled.



Table 4.11. Capacitors – High Performance (Over Recommended Operating Conditions)

Symbol	Parameter	Condition	Min	Тур	Max	Unit
C <sub>1</sub> <sup>1</sup>	I/O Capacitance	$V_{CCIO} = 1.8 \text{ V}, 1.5 \text{ V}, 1.2 \text{ V}, V_{CC} = \text{typ.},$ $V_{IO} = 0 \text{ to } V_{CCIO} + 0.2 \text{ V}$	ı	6	1	pf
C <sub>2</sub> <sup>1</sup>	Dedicated Input Capacitance	$V_{CCIO}$ = 1.8 V, 1.5 V, 1.2 V, $V_{CC}$ = typ., $V_{IO}$ = 0 to $V_{CCIO}$ + 0.2 V	1	6	1	pf
C <sub>3</sub> <sup>1</sup>	SERDES I/O Capacitance	VCCSD* = 1.0 V, VCC = typ., VIO = 0 to VCCSD * + 0.2 V	-	5	I	pf

#### Note:

Table 4.12. Single Ended Input Hysteresis – Wide Range (Over Recommended Operating Conditions)

• • • • • • • • • • • • • • • • • • • •	_ ·	• •
IO_TYPE	V <sub>CCIO</sub>	TYP Hysteresis
LVCMOS33	3.3 V	250 mV
LVCMOS2F	3.3 V	200 mV
LVCMOS25	2.5 V	250 mV
LVCMOS18	1.8 V	180 mV
LVCMOS15	1.5 V	50 mV
LVCMOS12	1.2 V	0
LVCMOS10	1.2 V	0

Table 4.13. Single Ended Input Hysteresis – High Performance (Over Recommended Operating Conditions)

	S ,	. ,
IO_TYPE	V <sub>ccio</sub>	TYP Hysteresis
LVCMOS18H	1.8 V	180 mV
LVCMOS15H	1.8 V	50 mV
	1.5 V	150 mV
LVCMOS12H	1.2 V	0
LVCMOS10H	1.0 V	0
MIPI-LP-RX	1.2 V	>25 mV

## 4.10. Supply Currents

For estimating and calculating current, use Power Calculator in Lattice Design Software.

This operating and peak current is design dependent, and can be calculated in Lattice Design Software. Some blocks can be placed into low current standby modes. Refer to Power Management and Calculation for Certus-NX, Certus-NX, and MachXO5-NX Devices (FPGA-TN-02257).

<sup>1.</sup>  $T_A 25 \, ^{\circ}\text{C}$ ,  $f = 1.0 \, \text{MHz}$ .



## 4.11. sysI/O Recommended Operating Conditions

Table 4.14. sysI/O Recommended Operating Conditions

Chandard	Cummont Boules	V <sub>ccio</sub> (Input)	V <sub>ccio</sub> (Output)
Standard	Support Banks	Тур.	Тур.
Single-Ended			
LVCMOS33	0, 1, 2, 6, 7	3.3	3.3
LVTTL33	0, 1, 2, 6, 7	3.3	3.3
LVCMOS25 <sup>1, 2</sup>	1, 2, 6, 7	2.5, 3.3	2.5
LVCMOS18 <sup>1, 2</sup>	1, 2, 6, 7	1.2, 1.5, 1.8, 2.5, 3.3	1.8
LVCMOS18H	3, 4, 5	1.8	1.8
LVCMOS15 <sup>1, 2</sup>	1, 2, 6, 7	1.2, 1.5, 1.8, 2.5, 3.3	1.5
LVCMOS15H1	3, 4, 5	1.5, 1.8	1.5
LVCMOS12 <sup>1, 2</sup>	1, 2, 6, 7	1.2, 1.5, 1.8, 2.5, 3.3	1.2
LVCMOS12H <sup>1</sup>	3, 4, 5	1.2, 1.35 <sup>7</sup> , 1.5, 1.8	1.2
LVCMOS10 <sup>1</sup>	1, 2, 6, 7	1.2, 1.5, 1.8, 2.5, 3.3	_
LVCMOS10H <sup>1</sup>	3, 4, 5	1.0, 1.2, 1.35 <sup>7</sup> , 1.5, 1.8	1.0
LVCMOS10R <sup>1</sup>	3, 4, 5	1.0, 1.2, 1.35 <sup>7</sup> , 1.5, 1.8	_
SSTL135_I, SSTL135_II <sup>3</sup>	3, 4, 5	1.357	1.35
SSTL15_I, SSTL15_II <sup>3</sup>	3, 4, 5	1.58	1.58
HSTL15_I <sup>3</sup>	3, 4, 5	1.58	1.5 <sup>8</sup>
HSUL12 <sup>3</sup>	3, 4, 5	1.2	1.2
LVSTL_I <sup>9</sup>	3, 4, 5	1.1	1.1
LVSTL_II <sup>9</sup>	3, 4, 5	1.1	1.1
MIPI D-PHY LP Input <sup>6</sup>	3, 4, 5	1.2	1.2
Differential		·	
LVDS	3, 4, 5	1.2, 1.35, 1.5, 1.8	1.8
LVDSE <sup>5</sup>	1, 2, 6, 7	_	2.5
subLVDS	3, 4, 5	1.2, 1.35, 1.5, 1.8	_
subLVDSE <sup>5</sup>	1, 2, 6, 7	_	1.8
subLVDSEH⁵	3, 4, 5	_	1.8
SLVS <sup>6</sup>	3, 4, 5	1.0, 1.2, 1.35 <sup>7</sup> , 1.5, 1.8 <sup>4</sup>	1.2, 1.35 <sup>7</sup> , 1.5, 1.8 <sup>4</sup>
MIPI D-PHY <sup>6</sup>	3, 4, 5	1.2	1.2
LVCMOS33D <sup>5</sup>	1, 2, 6, 7	_	3.3
LVTTL33D <sup>5</sup>	1, 2, 6, 7	_	3.3
LVCMOS25D <sup>5</sup>	1, 2, 6, 7	_	2.5
SSTL135D_I, SSTL135D_II <sup>5</sup>	3, 4, 5	_	1.35 <sup>7</sup>
SSTL15D_I, SSTL15D_II <sup>5</sup>	3, 4, 5	_	1.5
HSTL15D_I <sup>5</sup>	3, 4, 5	_	1.5
HSUL12D <sup>5</sup>	3, 4, 5	-	1.2
LVSTLD_I <sup>5</sup>	3, 4, 5	_	1.1
LVSTLD_II <sup>5</sup>	3, 4, 5	_	1.1

#### Notes:

- Single-ended input can mix into I/O Banks with V<sub>CCIO</sub> different from the standard requires due to some of these input standards use internal supply voltage source (V<sub>CC</sub>, V<sub>CCAUX</sub>) to power the input buffer, which makes them to be independent of V<sub>CCIO</sub> voltage. For more details, please refer to sysI/O User Guide for Nexus Platform (FPGA-TN-02067). The following is a brief guideline to follow:
  - a. Weak pull-up on the I/O must be set to OFF.
  - Bank 3, Bank 4, and Bank 5 I/O can only mix into banks with V<sub>CCIO</sub> higher than the pin standard, due to clamping diode on the pin in these banks. Bank 0, Bank 1, Bank 2, Bank 6, and Bank 7 do not have this restriction.



- c. LVCMOS25 uses  $V_{CCIO}$  supply on input buffer in Bank 0, Bank 1, Bank 2, Bank 6 and Bank 7. It can be supported with  $V_{CCIO}$  = 3.3 V to meet the  $V_{IH}$  and  $V_{IL}$  requirements, but there is additional current drawn on  $V_{CCIO}$ . Hysteresis has to be disabled when using 3.3 V supply voltage.
- d. LVCMOS15 uses  $V_{CCIO}$  supply on input buffer in Bank 3, Bank 4, and Bank 5. It can be supported with  $V_{CCIO}$  = 1.8 V to meet the  $V_{IH}$  and  $V_{IL}$  requirements, but there is additional current drawn on  $V_{CCIO}$ .
- Single-ended LVCMOS inputs can mixed into I/O Banks with different V<sub>CCIO</sub>, providing weak pull-up is not used.
   For additional information on Mixed I/O in Bank V<sub>CCIO</sub>, refer to sysI/O User Guide for Nexus Platform (FPGA-TN-02067).
- 3. These inputs use differential input comparator in Bank 3, Bank 4, and Bank 5. The differential input comparator uses V<sub>CCAUXH</sub> power supply. These inputs require the V<sub>REF</sub> pin to provide the reference voltage in the Bank. Refer to sysl/O User Guide for Nexus Platform (FPGA-TN-02067) for details.
- 4. All differential inputs use differential input comparator in Bank 3, Bank 4, and Bank 5. The differential input comparator uses V<sub>CCAUXH</sub> power supply. There is no differential input signaling supported in Bank 0, Bank 1, Bank 2, Bank 6, and Bank 7.
- 5. These outputs are emulating differential output pair with single-ended output drivers with true and complement outputs driving on each of the corresponding true and complement output pair pins. The common mode voltage, V<sub>CM</sub>, is ½ × V<sub>CCIO</sub>. Refer to sysl/O User Guide for Nexus Platform (FPGA-TN-02067) for details.
- 6. Soft MIPI D-PHY HS using sysI/O is supported with SLVS input and output that can be placed in banks with  $V_{CCIO}$  voltage shown in SLVS. D-PHY with HS and LP modes supported needs to be placed in banks with  $V_{CCIO}$  voltage = 1.2 V. Soft MIPI D-PHY LP input and output using sysI/O are supported with LVCMOS12.
- 7.  $V_{CCIO} = 1.35 \text{ V}$  is only supported in Bank 3, Bank 4, and Bank 5, for use with DDR3L interface in the bank. These Input and Output standards can fit into the same bank with the  $V_{CCIO} = 1.35 \text{ V}$ .
- 8. LVCMOS15 input uses V<sub>CCIO</sub> supply voltage. If V<sub>CCIO</sub> is 1.8 V, the DC levels for LVCMOS15 are still met, but there could be increase in input buffer current.
- These inputs use differential input comparator in Bank 3, Bank 4, and Bank 5. The differential input comparator uses V<sub>CCAUXH</sub> power supply. These inputs require the V<sub>REF</sub> pin to provide the reference voltage in the Bank. Refer to sysl/O User Guide for Nexus Platform (FPGA-TN-02067) for details.

## 4.12. sysI/O Single-Ended DC Electrical Characteristics<sup>3</sup>

# Table 4.15. sysI/O DC Electrical Characteristics – Wide Range I/O (Over Recommended Operating Conditions)

Input/Output Standard	V <sub>IL</sub> <sup>1</sup>		V <sub>IH</sub> <sup>1</sup>		V <sub>OL</sub> Max (V)	V <sub>OH</sub> Min² (V)	I <sub>OL</sub> (mA)	I <sub>OH</sub> (mA)
input/Output Standard	Min (V)	Max (V)	Min (V)	Max (V)	V <sub>OL</sub> IVIAX (V)	V <sub>OH</sub> IVIIII (V)	I <sub>OL</sub> (IIIA)	IOH(IIIA)
LVTTL33 LVCMOS33	1	0.8	2.0	3.465⁵	0.4	V <sub>CCIO</sub> – 0.4	2, 4, 8, 12, 16, "50RS" <sup>3</sup>	-2, -4, -8, -12, -16, "50RS" <sup>3</sup>
LVCMOS25	1	0.7	1.7	3.4655	0.4	V <sub>CCIO</sub> – 0.45	2, 4, 8, 10, "50RS" <sup>3</sup>	-2, -4, -8, -10, "50RS" <sup>3</sup>
LVCMOS18	1	0.35 × V <sub>CCIO</sub>	0.65 × V <sub>CCIO</sub>	3.465 <sup>5</sup>	0.4	V <sub>CCIO</sub> – 0.45	2, 4, 8, "50RS" <sup>3</sup>	-2, -4, -8, "50RS" <sup>3</sup>
LVCMOS15	1	$0.35 \times V_{CCIO}$	$0.65 \times V_{CCIO}$	3.465 <sup>5</sup>	0.4	V <sub>CCIO</sub> – 0.4	2, 4	-2, -4
LVCMOS12	1	0.35 × V <sub>CCIO</sub>	0.65 × V <sub>CCIO</sub>	3.465 <sup>5</sup>	0.4	V <sub>CCIO</sub> – 0.4	2, 4	-2, -4
LVCMOS10	_	$0.35 \times V_{CCIO}$	0.65 × V <sub>CCIO</sub>	3.465 <sup>5</sup>	No O/P Support			

#### Notes:

- 1. V<sub>CCIO</sub> for input level refers to the supply rail level associated with a given input standard.
- 2.  $V_{CCIO}$  for the output levels refer to the  $V_{CCIO}$  of the CertusPro-NX device.
- 3. Selecting "50RS" in driver strength is to select 50  $\Omega$  series impedance driver.
- 4. For electro-migration, the combined DC current sourced or sinked by I/O pads between two consecutive V<sub>CCIO</sub> or GND pad connections, or between the last V<sub>CCIO</sub> or GND in an I/O bank and the end of an I/O bank, as shown in the Logic Signal Connections table (also shown as I/O grouping) shall not exceed a maximum of n × 8 mA. n is the number of I/O pads between the two consecutive bank V<sub>CCIO</sub> or GND connections or between the last V<sub>CCIO</sub> and GND in a bank and the end of a bank. I/O Grouping can be found in the Data Sheet Pin Summary Tables, which can also be generated from the Lattice Radiant software.
- 5. If the input clamp is OFF, V<sub>IH</sub> (Max) in Banks 0, 1, 2, 6, 7 can go up to 3.465 V. Otherwise, the input voltage cannot be higher than V<sub>CCIO</sub> + 0.3 V.



## Table 4.16. sysI/O DC Electrical Characteristics – High Performance I/O (Over Recommended Operating Conditions)<sup>3</sup>

In a st /Outrout Storedowd		V <sub>IL</sub> 1	V <sub>IH</sub> <sup>1</sup>		V 845(V)	N		I (mA)
Input/Output Standard	Min (V)	Max (V)	Min (V)	Max (V)	V <sub>OL</sub> Max (V)	V <sub>OH</sub> Min² (V)	I <sub>OL</sub> (mA)	I <sub>OH</sub> (mA)
LVCMOS18H	_	0.35 × V <sub>CCIO</sub>	0.65 × V <sub>CCIO</sub>	V <sub>CCIO</sub> + 0.3	0.4	V <sub>CCIO</sub> – 0.45	2, 4, 8, 12, "50RS" <sup>3</sup>	-2, -4, -8, -12, "50RS" <sup>3</sup>
LVCMOS15H	_	0.35 × V <sub>CCIO</sub>	0.65 × V <sub>CCIO</sub>	V <sub>CCIO</sub> + 0.3	0.4	V <sub>CCIO</sub> – 0.4	2, 4, 8, "50RS" <sup>3</sup>	-2, -4, -8, "50RS" <sup>3</sup>
LVCMOS12H	_	0.35 × V <sub>CCIO</sub>	0.65 × V <sub>CCIO</sub>	V <sub>CCIO</sub> + 0.3	0.4	V <sub>CCIO</sub> – 0.4	2, 4, 8, "50RS" <sup>3</sup>	-2, -4, -8, "50RS" <sup>3</sup>
LVCMOS10H	_	$0.35 \times V_{CCIO}$	$0.65 \times V_{CCIO}$	V <sub>CCIO</sub> + 0.3	$0.27 \times V_{CCIO}$	0.75 × V <sub>CCIO</sub>	2, 4	-2, -4
SSTL15_I	_	$V_{REF}-0.10$	V <sub>REF</sub> + 0.1	V <sub>CCIO</sub> + 0.3	0.30	V <sub>CCIO</sub> – 0.30	7.5	-7.5
SSTL15_II	_	V <sub>REF</sub> - 0.10	V <sub>REF</sub> + 0.1	V <sub>CCIO</sub> + 0.3	0.30	V <sub>CCIO</sub> – 0.30	8.8	-8.8
HSTL15_I	_	V <sub>REF</sub> - 0.10	V <sub>REF</sub> + 0.1	V <sub>CCIO</sub> + 0.3	0.40	V <sub>CCIO</sub> – 0.40	8	-8
SSTL135_I	_	V <sub>REF</sub> – 0.09	V <sub>REF</sub> + 0.09	V <sub>CCIO</sub> + 0.3	0.27	V <sub>CCIO</sub> – 0.27	6.75	-6.75
SSTL135_II	_	V <sub>REF</sub> – 0.09	V <sub>REF</sub> + 0.09	V <sub>CCIO</sub> + 0.3	0.27	V <sub>CCIO</sub> – 0.27	8	-8
LVCMOS10R	_	V <sub>REF</sub> - 0.10	V <sub>REF</sub> + 0.10	V <sub>CCIO</sub> + 0.3	_	_	_	_
HSUL12	_	V <sub>REF</sub> - 0.10	V <sub>REF</sub> + 0.10	V <sub>CCIO</sub> + 0.3	0.3	V <sub>CCIO</sub> – 0.3	8.0, 7.5, 6.25, 5	-8.0, −7.5, -6.25, −5
LVSTL_I	-0.2	0.35 × V <sub>CCIO</sub>	0.65 × V <sub>CCIO</sub>	V <sub>CCIO</sub> + 0.2	0.1 × V <sub>CCIO</sub>	0.3 × V <sub>CCIO</sub>	2, 4, 6, 8,	-2, -4, -6, -8, -10
LVSTL_II	-0.2	0.35 × V <sub>CCIO</sub>	0.65 × V <sub>CCIO</sub>	V <sub>CCIO</sub> + 0.2	0.1 × V <sub>CCIO</sub>	0.36 × V <sub>CCIO</sub>	4, 6	-4, -6

#### Notes:

- 1. V<sub>CCIO</sub> for input level refers to the supply rail level associated with a given input standard or the upstream driver V<sub>CCIO</sub> rail levels.
- 2.  $V_{CCIO}$  for the output levels refer to the  $V_{CCIO}$  of the MachXO5-NX device.
- 3. Select "50RS" in driver strength is selecting the  $50\Omega$  series impedance driver.
- 4. For electro-migration, the combined DC current sourced or sinked by I/O pads between two consecutive V<sub>CCIO</sub> or GND pad connections, or between the last V<sub>CCIO</sub> or GND in an I/O bank and the end of an I/O bank, as shown in the Logic Signal Connections table (also shown as I/O grouping) shall not exceed a maximum of n × 8 mA. n is the number of I/O pads between the two consecutive bank V<sub>CCIO</sub> or GND connections or between the last V<sub>CCIO</sub> and GND in a bank and the end of a bank. I/O Grouping can be found in the Data Sheet Pin Summary Tables, which can also be generated from the Lattice Radiant software.

Table 4.17. I/O Resistance Characteristics (Over Recommended Operating Conditions)

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
50RS	Output Drive Resistance when 50RS Drive Strength Selected	V <sub>CCIO</sub> = 1.8 V, 2.5 V, or 3.3 V	_	50	_	Ω
R <sub>DIFF</sub>	Input Differential Termination Resistance	Bank 3, Bank 4 and Bank 5 for I/O selected to be differential	_	100	_	Ω
		Bank 3, Bank 4 and Bank 5 for I/O selected to be Single Ended	36	40	64	
SE Input	Input Single Ended Termination		46	50	80	
Termination	Resistance		56	60	96	Ω
			71	75	120	



Table 4.18. VIN Maximum Overshoot/Undershoot Allowance – Wide	Range <sup>1,2</sup>
---	----------------------

AC Voltage Overshoot	% of UI at -40 °C to 100 °C	AC Voltage Undershoot	% of UI at -40 °C to 100 °C
V <sub>CCIO</sub> + 0.4	100.0%	-0.4	100.0%
V <sub>CCIO</sub> + 0.5	100.0%	-0.5	44.2%
V <sub>CCIO</sub> + 0.6	94.0%	-0.6	10.1%
V <sub>CCIO</sub> + 0.7	21.0%	-0.7	1.3%
V <sub>CCIO</sub> + 0.8	10.2%	-0.8	0.3%
V <sub>CCIO</sub> + 0.9	2.5%	-0.9	0.1%

#### Notes:

- The peak overshoot or undershoot voltage and the duration above V<sub>CCIO</sub> + 0.2 V or below GND 0.2 V must not exceed the values in this table.
- 2. For UI less than 20 us.

Table 4.19. VIN Maximum Overshoot/Undershoot Allowance – High Performance<sup>1,2</sup>

AC Voltage Overshoot	% of UI at -40 °C to 100 °C	AC Voltage Undershoot	% of UI at -40 °C to 100 °C
V <sub>CCIO</sub> + 0.5	100.0%	-0.5	100.0%
V <sub>CCIO</sub> + 0.6	47.3%	-0.6	47.3%
V <sub>CCIO</sub> + 0.7	10.9%	-0.7	10.9%
V <sub>CCIO</sub> + 0.8	2.7%	-0.8	2.7%
V <sub>CCIO</sub> + 0.9	0.7%	-0.9	0.7%

#### Notes:

- 1. The peak overshoot or undershoot voltage and the duration above VCCIO + 0.2 V or below GND 0.2 V must not exceed the values in this table.
- 2. For UI less than 20 μs.

## 4.13. sysI/O Differential DC Electrical Characteristics

### 4.13.1. LVDS

LVDS input buffer on MachXO5-NX is powered by  $V_{\text{CCIO}}$  = 1.8 V, and protected by the bank  $V_{\text{CCIO}}$ . Therefore, the LVDS input voltage cannot exceed the bank  $V_{\text{CCIO}}$  voltage. LVDS output buffer is powered by the Bank  $V_{\text{CCIO}}$  at 1.8 V.

LVDS can only be supported in Bank 3, Bank 4, and Bank 5. LVDS25 output can be emulated with LVDS25E in Bank 1, Bank 2, Bank 6 and Bank 7. This is described in the LVDS25E (Output Only) section.

Table 4.20. LVDS DC Electrical Characteristics (Over Recommended Operating Conditions)<sup>1</sup>

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
V <sub>INP</sub> , V <sub>INM</sub>	Input Voltage	_	0	_	1.60 <sup>3</sup>	V
V <sub>ICM</sub>	Input Common Mode Voltage	Half the sum of the two Inputs	0.05	_	1.55 <sup>z</sup>	V
V <sub>THD</sub>	Differential Input Threshold	Difference between the two Inputs	±100	_	_	mV
I <sub>IN</sub>	Input Current	Power On or Power Off	_	_	±10	μΑ
V <sub>OH</sub>	Output High Voltage for V <sub>OP</sub> or V <sub>OM</sub>	$R_T = 100 \Omega$	_	1.425	1.60	V
V <sub>OL</sub>	Output Low Voltage for V <sub>OP</sub> or V <sub>OM</sub>	$R_T = 100 \Omega$	0.9	1.075	_	V
V <sub>OD</sub>	Output Voltage Differential	$(V_{OP} - V_{OM}), R_T = 100 \Omega$	250	350	450	mV
$\Delta V_OD$	Change in V <sub>OD</sub> Between High and Low	-	_	_	50	mV
V <sub>OCM</sub>	Output Common Mode Voltage	$(V_{OP} + V_{OM})/2$ , $R_T = 100 \Omega$	1.125	1.25	1.375	V
$\Delta V_{OCM}$	Change in V <sub>OCM</sub> , V <sub>OCM(MAX)</sub> - V <sub>OCM(MIN)</sub>	_	_	_	50	mV
I <sub>SAB</sub>	Output Short Circuit Current	V <sub>OD</sub> = 0 V Driver outputs shorted to each other	_	_	12	mA
$\Delta V_{OS}$	Change in V <sub>OS</sub> between H and L	_	_	_	50	mV

© 2025 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

104



#### Notes:

- 1. LVDS input or output are supported in Bank 3, Bank 4, and Bank 5. LVDS input uses  $V_{CCAUX}$  on the differential input comparator, and can be located in any  $V_{CCIO}$  voltage bank. LVDS output uses  $V_{CCIO}$  on the differential output driver, and can only be located in bank with  $V_{CCIO} = 1.8 \text{ V}$ .
- 2.  $V_{ICM}$  is depending on VID, input differential voltage, so the voltage on pin cannot exceed  $V_{INP/INM(min/max)}$  requirements.  $V_{ICM(min)} = V_{INP/INM(min)} + \frac{1}{2} V_{ID}$ ,  $V_{ICM(max)} = V_{INP/INM(max)} \frac{1}{2} V_{ID}$ . Values in the table is based on minimum  $V_{ID}$  of +/- 100 mV.
- 3.  $V_{INP}$  and  $V_{INM(max)}$  must be less than or equal to  $V_{CCIO}$  in all cases.

## 4.13.2. LVDS25E (Output Only)

Three sides of the MachXO5-NX devices, Top, Left and Right, support LVDS25 outputs with emulated complementary LVCMOS outputs in conjunction with a parallel resistor across the driver outputs. The scheme shown in Figure 4.2 is one possible solution for point-to-point signals.

Table	4 21	IVD	325F	DC	Cond	litions
Iable	4.41.	LVU	<b>323</b> L	$\mathbf{D}$	CULIU	ILLIUITS

Parameter	Description	Typical	Unit
V <sub>CCIO</sub>	Output Driver Supply (±5%)	2.50	V
Z <sub>OUT</sub>	Driver Impedance	20	Ω
R <sub>S</sub>	Driver Series Resistor (±1%)	158	Ω
R <sub>P</sub>	Driver Parallel Resistor (±1%)	140	Ω
R⊤	Receiver Termination (±1%)	100	Ω
V <sub>OH</sub>	Output High Voltage	1.43	V
V <sub>OL</sub>	Output Low Voltage	1.07	V
V <sub>OD</sub>	Output Differential Voltage	0.35	V
V <sub>CM</sub>	Output Common Mode Voltage	1.25	V
Z <sub>BACK</sub>	Back Impedance	100.5	Ω
I <sub>DC</sub>	DC Output Current	6.03	mA




Figure 4.2. LVDS25E Output Termination Example

### 4.13.3. SubLVDS (Input Only)

SubLVDS is a reduced-voltage form of LVDS signaling, very similar to LVDS. It is a standard used in many camera types of applications. Similar to LVDS, the MachXO5-NX devices can support the subLVDS input signaling with the same LVDS input buffer. The output for subLVDS is implemented in subLVDSE/subLVDSEH with a pair of LVCMOS18 output drivers. See the SubLVDSE/SubLVDSEH (Output Only) section.

<sup>© 2025</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Table 4.22. SubLVDS Input DC Electrical Characteristics (Over Recommended Operating Conditions)

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
V <sub>ID</sub>	Input Differential Threshold Voltage	Over V <sub>ICM</sub> range	70	150	200	mV
V <sub>ICM</sub>	Input Common Mode Voltage	Half the sum of the two Inputs	0.4	0.9	1.4 <sup>1</sup>	V

#### Note:

1.  $V_{ICM} + \frac{1}{2}VID$  cannot exceed the bank  $V_{CCIO}$  in all cases.




Figure 4.3. SubLVDS Input Interface

#### 4.13.4. SubLVDSE/SubLVDSEH (Output Only)

SubLVDS output uses a pair of LVCMOS18 drivers with True and Complement outputs. The VCCIO of the bank used for subLVDSE or subLVDSEH needs to be powered by 1.8 V. SubLVDSE is for Bank 1, Bank 2, Bank 6 and Bank 7, and subLVDSEH is for Bank 3, Bank 4 and Bank 5.

Performance of the subLVDSE/subLVDSEH driver is limited to the performance of LVCMOS18.

Table 4.23. SubLVDS Output DC Electrical Characteristics (Over Recommended Operating Conditions)

	•	<u> </u>	•			
Parameter	Description	Test Conditions	Min	Тур	Max	Unit
V <sub>OD</sub>	Output Differential Voltage Swing	_	_	150	ı	mV
V <sub>OCM</sub>	Output Common Mode Voltage	Half the sum of the two Outputs	_	0.9	_	V






Figure 4.4. SubLVDS Output Interface

#### 4.13.5. SLVS

Scalable Low-Voltage Signaling (SLVS) is based on a point-to-point signaling method defined in the JEDEC JESD8-13 (SLVS-400) standard. This standard evolved from the traditional LVDS standard with smaller voltage swings and a lower common-mode voltage. The 200 mV (400 mV p-p) SLVS swing contributes to a reduction in power.

The MachXO5-NX devices receive SLVS differential input with the LVDS input buffer. This LVDS input buffer is designed to cover wide input common mode range that can meet the SLVS input standard specified by the JEDEC standard.

Table 4.24. SLVS Input DC Characteristics (Over Recommended Operating Conditions)

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
V <sub>ID</sub>	Input Differential Threshold Voltage	Over V <sub>ICM</sub> range	70	_	-	mV
V <sub>ICM</sub>	Input Common Mode Voltage	Half the sum of the two Inputs	70	200	330	mV

The SLVS output on the MachXO5-NX device is supported with the LVDS drivers found in Bank 3, Bank 4 and Bank 5. The LVDS driver on the MachXO5-NX device is a current controlled driver. It can be configured as LVDS driver, or configured with the 100  $\Omega$  differential termination with center-tap set to V<sub>OCM</sub> at 200 mV. This means the differential output driver can be placed into bank with V<sub>CCIO</sub> = 1.2 V, 1.5 V, or 1.8 V, even if it is powered by V<sub>CCIO</sub>.

Table 4.25. SLVS Output DC Characteristics (Over Recommended Operating Conditions)

Parameter	Description	Test Conditions	Min	Тур	Max	Unit
V <sub>CCIO</sub>	Bank V <sub>CCIO</sub>	_	-5%	1.2, 1.5, 1.8	+5%	V
V <sub>OD</sub>	Output Differential Voltage Swing	_	140	200	270	mV
V <sub>OCM</sub>	Output Common Mode Voltage	Half the sum of the two Outputs	150	200	250	mV
Zos	Single-Ended Output Impedance	_	37.5	50	62.5	Ω

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-DS-02120-1.2

© 2025 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal






Figure 4.5. SLVS Interface

#### 4.13.6. Soft MIPI D-PHY


When Soft D-PHY is implemented inside the FPGA logic, the I/O interface needs to use sysI/O buffers to connect to external D-PHY pins.

The MachXO5-NX sysI/O provides support of SLVS, as described in the SLVS section, plus the LVCMOS12 input / output buffers together to support the High Speed (HS) and Low Power (LP) mode as defined in MIPI Alliance Specification for D-PHY.

To support MIPI D-PHY with SLVS (LVDS) and LVCMOS12, the bank  $V_{\text{CCIO}}$  cannot be set to 1.5 V or 1.8 V. It has to connect to 1.2 V, or 1.1 V.

All other DC parameters are the same as those listed in the SLVS section. DC parameters for the LP driver and receiver are the same as those listed in LVCMOS12.








Figure 4.6. MIPI Interface

**Table 4.26. Soft D-PHY Input Timing and Levels** 

Symbol	Description	Conditions	Min	Тур	Max	Unit	
High Speed (D	Differential) Input DC Specifications						
V <sub>CMRX(DC)</sub>	Common-mode Voltage in High Speed Mode	_	70	_	330	mV	
V <sub>IDTH</sub>	Differential Input HIGH Threshold	_	70	_	_	mV	
$V_{\text{IDTL}}$	Differential Input LOW Threshold	_	_	_	-70	mV	
V <sub>IHHS</sub>	Input HIGH Voltage (for HS mode)	_	_	_	460	mV	
V <sub>ILHS</sub>	Input LOW Voltage	_	-40	_	_	mV	
V <sub>TERM-EN</sub>	Single-ended voltage for HS Termination Enable <sup>4</sup>	_	_	_	450	mV	
$Z_{\text{ID}}$	Differential Input Impedance	_	80	100	125	Ω	
Z <sub>ID</sub> Differential Input Impedance — 80 100 125 Ω  High Speed (Differential) Input AC Specifications							
$\Delta V_{CMRX(HF)}^{1}$	Common-mode Interference (>450 MHz)	_	_	_	100	mV	
$\Delta V_{CMRX(LF)}^{2, 3}$	Common-mode Interference (50 MHz – 450 MHz)	_	-50	_	50	mV	
C <sub>CM</sub>	Common-mode Termination	_			60	pF	
Low Power (Single-Ended) Input DC Specifications							
V <sub>IH</sub>	Low Power Mode Input HIGH Voltage	_	740	_	_	mV	
V <sub>IL</sub>	Low Power Mode Input LOW Voltage	_	_	-	480	mV	



Symbol	Description	Conditions	Min	Тур	Max	Unit
V <sub>IL-ULP</sub>	Ultra Low Power Input LOW Voltage	_	_	_	300	mV
V <sub>HYST</sub>	Low Power Mode Input Hysteresis	_	25	_	_	mV
<b>e</b> spike	Input Pulse Rejection	_	_	_	300	V∙ps
T <sub>MIN-RX</sub>	Minimum Pulse Width Response	_	20	_	_	ns
V <sub>INT</sub>	Peak Interference Amplitude	_	_	_	200	mV
f <sub>INT</sub>	Interference Frequency	_	450	_	_	MHz

#### Notes:

- 1. This is peak amplitude of sine wave modulated to the receiver inputs.
- 2. Input common-mode voltage difference compared to average common-mode voltage on the receiver inputs.
- 3. Exclude any static ground shift of 50 mV.
- 4. High Speed Differential  $R_{TERM}$  is enabled when both  $D_P$  and  $D_N$  are below this voltage.

## **Table 4.27. Soft D-PHY Output Timing and Levels**

Symbol	Description	Conditions	Min	Тур	Max	Unit
High Speed (D	offerential) Output DC Specifications					
V <sub>CMTX</sub>	Common-mode Voltage in High Speed Mode	_	150	200	250	mV
ΔV <sub>CMTX(1,0)</sub>	V <sub>CMTX</sub> Mismatch Between Differential HIGH and LOW	_	_	_	7	mV
V <sub>OD</sub>	Output Differential Voltage	D-PHY-P — D-PHY- N	140	200	270	mV
ΔV <sub>OD</sub>	V <sub>OD</sub> Mismatch Between Differential HIGH and LOW	_	_	_	25	mV
V <sub>OHHS</sub>	Single-Ended Output HIGH Voltage	_	-	_	410	mV
Z <sub>os</sub>	Single Ended Output Impedance	_	37.5	50	80	Ω
ΔZ <sub>OS</sub>	Z <sub>OS</sub> mismatch	_	-	_	20	%
High Speed (D	offerential) Output AC Specifications					
$\Delta V_{CMTX(LF)}$	Common-Mode Variation, 50 MHz–450 MHz	_	_	_	25	$mV_{RMS}$
$\Delta V_{CMTX(HF)}$	Common-Mode Variation, above 450 MHz	_	_	_	15	$mV_{RMS}$
	Output 20%–80% Rise Time	$0.08 \text{ Gbps} \le t_R \le 1.00$ Gbps	_	_	0.30	UI
t <sub>R</sub>	Output 80%–20% Fall Time	1.00 Gbps < t <sub>R</sub> ≤ 1.25 Gbps	_	_	0.434	UI
	O to the Date Well of Affice CLV Out out	$0.08 \text{ Gbps} \le t_F \le 1.00$ Gbps	_	_	0.30	UI
t <sub>F</sub>	Output Data Valid After CLK Output	1.00 Gbps < t <sub>F</sub> ≤ 1.25 Gbps	_	_	0.419	UI
Low Power (Si	ingle-Ended) Output DC Specifications					
V <sub>OH</sub>	Low Power Mode Output HIGH Voltage	0.08 Gbps – 1.25 Gbps	1.07	1.2	1.3	V
V <sub>OL</sub>	Low Power Mode Input LOW Voltage	_	-50	_	50	mV
Z <sub>OLP</sub>	Output Impedance in Low Power Mode	_	110	_	_	Ω
Low Power (S	ingle-Ended) Output AC Specifications					
t <sub>RLP</sub>	15%–85% Rise Time	_	_	_	25	ns
t <sub>FLP</sub>	85%–15% Fall Time	_	_	_	25	ns
t <sub>REOT</sub>	HS – LP Mode Rise and Fall Time, 30%–85%	_	_	_	35	ns
$T_{LP-PULSE-TX}$	Pulse Width of the LP Exclusive-OR Clock	First LP XOR Clock Pulse after STOP State or Last Pulse before STOP State	40	_	_	ns
		All Other Pulses	20	_	_	ns

© 2025 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

110



Symbol	Description	Conditions	Min	Тур	Max	Unit
T <sub>LP-PER-TX</sub>	Period of the LP Exclusive-OR Clock	_	90	-		ns
C <sub>LOAD</sub>	Load Capacitance	_	0	-	70	pF

### Table 4.28. Soft D-PHY Clock Signal Specification

Symbol	Description	Conditions	Min	Тур	Max	Unit	
Clock Signal Spec	Clock Signal Specification						
UI Instantaneous	Ul <sub>INST</sub>	-	_	-	12.5	ns	
III Vaviatian	ALII	_	-10%	_	10%	UI	
UI Variation ΔUI		_	-5%	_	5%	UI	

### **Table 4.29. Soft D-PHY Data-Clock Timing Specifications**

Symbol	Description	Conditions	Min	Тур	Max	Unit
Data-Clock Ti	ming Specifications	·				
T <sub>SKEW[TX]</sub> Data to Clock Skew	Data to Clask Skow	0.08 Gbps ≤ T <sub>SKEW[TX]</sub> ≤ 1.00 Gbps	-0.15	_	0.15	UI <sub>INST</sub>
	Data to Clock Skew	1.00 Gbps < T <sub>SKEW[TX]</sub> ≤1.25 Gbps	-0.20	_	0.20	UI <sub>INST</sub>
T <sub>SKEW[TLIS]</sub> Data to	Data to Clask Chave	0.08 Gbps ≤ T <sub>SKEW[TLIS]</sub> ≤ 1.00 Gbps	-0.20	_	0.20	UI <sub>INST</sub>
	Data to Clock Skew	1.00 Gbps < T <sub>SKEW[TLIS]</sub> ≤ 1.25 Gbps	-0.10	_	0.10	UI <sub>INST</sub>
T <sub>SETUP[RX]</sub> Input Data Set	Input Data Catus Bafara CIV	0.08 Gbps ≤ T <sub>SETUP[RX]</sub> ≤ 1.00 Gbps	0.15	_	_	UI
	Input Data Setup Before CLK	1.00 Gbps < T <sub>SETUP[RX]</sub> ≤ 1.25 Gbps	0.20	_	_	UI
T <sub>HOLD[RX]</sub>	Input Data Hold After CLV	0.08 Gbps ≤ T <sub>HOLD[RX]</sub> ≤ 1.00 Gbps	0.15	_	_	UI
	Input Data Hold After CLK	1.00 Gbps < T <sub>HOLD[RX]</sub> ≤ 1.25 Gbps	0.20		_	UI

## 4.13.7. Differential HSTL15D (Output Only)

Differential HSTL outputs are implemented as a pair of complementary single-ended HSTL outputs.

## 4.13.8. Differential SSTL135D, SSTL15D (Output Only)

Differential SSTL is used for differential clock in DDR3/DDR3L memory interface. All differential SSTL outputs are implemented as a pair of complementary single-ended SSTL outputs. All allowable single-ended output classes (class I and class II) are supported.

### 4.13.9. Differential HSUL12D (Output Only)

Differential HSUL is used for differential clock in DDR2/DDR3L/LPDDR4 memory interface. All differential HSUL outputs are implemented as a pair of complementary single-ended HSUL12 outputs. All allowable single-ended drive strengths are supported.



### 4.13.10. Differential LVCMOS25D, LVCMOS33D, LVTTL33D (Output Only)

Differential LVCMOS and LVTTL outputs are implemented as a pair of complementary single-ended outputs. All allowable single-ended output drive strengths are supported.

### 4.13.11. Differential LVSTLD (Output Only)

Differential LVSTL is used for differential clock in LPDDR4 memory interface. All differential LVSTL outputs are implemented as a pair of complementary single-ended LVSTL outputs. All allowable single-ended drive strengths are supported.

## 4.14. Maximum sysl/O Buffer Speed

Over recommended operating conditions.

Table 4.30. Maximum I/O Buffer Speed<sup>1, 2, 3, 4, 7</sup>

Buffer	<b>Description</b> Banks		Max	Unit
Maximum sysl/O Input Frequ	iency			
Single-Ended				
LVCMOS33	LVCMOS33, V <sub>CCIO</sub> = 3.3 V	0, 1, 2, 6, 7	200	MHz
LVTTL33	LVTTL33, V <sub>CCIO</sub> = 3.3 V	0, 1, 2, 6, 7	200	MHz
LVCMOS25	LVCMOS25, V <sub>CCIO</sub> = 2.5 V	1, 2, 6, 7	200	MHz
LVCMOS18 <sup>5</sup>	LVCMOS18, V <sub>CCIO</sub> = 1.8 V	1, 2, 6, 7	200	MHz
LVCMOS18H	LVCMOS18, V <sub>CCIO</sub> = 1.8 V	3, 4, 5	200	MHz
LVCMOS15 5	LVCMOS15, V <sub>CCIO</sub> = 1.5 V	1, 2, 6, 7	100	MHz
LVCMOS15H <sup>5</sup>	LVCMOS15, V <sub>CCIO</sub> = 1.5 V	3, 4, 5	150	MHz
LVCMOS12 <sup>5</sup>	LVCMOS12, V <sub>CCIO</sub> = 1.2 V	1, 2, 6, 7	50	MHz
LVCMOS12H <sup>5</sup>	LVCMOS12, V <sub>CCIO</sub> = 1.2 V	3, 4, 5	100	MHz
LVCMOS10 <sup>5</sup>	LVCMOS 1.0, V <sub>CCIO</sub> = 1.2 V	1, 2, 6, 7	50	MHz
LVCMOS10H <sup>5</sup>	LVCMOS 1.0, V <sub>CCIO</sub> = 1.0 V	3, 4, 5	50	MHz
LVCMOS10R	LVCMOS 1.0, V <sub>CCIO</sub> independent	3, 4, 5	50	MHz
SSTL15_I, SSTL15_II	SSTL_15, V <sub>CCIO</sub> = 1.5 V	3, 4, 5	1066	Mbps
SSTL135_I, SSTL135_II	SSTL_135, V <sub>CCIO</sub> = 1.35 V	3, 4, 5	1066	Mbps
LVSTL_I, LVSTL_II	LVSTL, V <sub>CCIO</sub> = 1.1 V	3, 4, 5	1066	Mbps
HSUL12	HSUL_12, V <sub>CCIO</sub> = 1.2 V	3, 4, 5	1066	Mbps
HSTL15	HSTL15, V <sub>CCIO</sub> = 1.5 V	3, 4, 5	250	Mbps
MIPI D-PHY (LP Mode)	MIPI, Low Power Mode, V <sub>CCIO</sub> = 1.2 V	3, 4, 5	10	Mbps
Differential <sup>8</sup>				
LVDS	LVDS, V <sub>CCIO</sub> independent	3, 4, 5	1250	Mbps
subLVDS	subLVDS, V <sub>CCIO</sub> independent	3, 4, 5	1250	Mbps
SLVS	SLVS similar to MIPI HS, V <sub>CCIO</sub> independent	3, 4, 5	1250	Mbps
MIPI D-PHY (HS Mode)	MIPI, High Speed Mode, V <sub>CCIO</sub> = 1.2 V	3, 4, 5	1250	Mbps
SSTL15D	Differential SSTL15, V <sub>CCIO</sub> independent	3, 4, 5	1066	Mbps
SSTL135D	Differential SSTL135, V <sub>CCIO</sub> independent	3, 4, 5	1066	Mbps
LVSTLD_I, LVSTLD_II	Differential LVSTL, V <sub>CCIO</sub> independent	3, 4, 5	1066	Mbps
HSUL12D	Differential HSUL12, V <sub>CCIO</sub> independent	3, 4, 5	1066	Mbps
HSTL15D	Differential HSTL15, V <sub>CCIO</sub> independent	3, 4, 5	250	Mbps



Buffer	Description	Banks	Max	Unit
Maximum sysl/O Output Frequen	су			
Single-Ended				
LVCMOS33 (all drive strengths)	LVCMOS33, V <sub>CCIO</sub> = 3.3 V	0, 1, 2, 6, 7	200	MHz
LVCMOS33 (RS50)	LVCMOS33, $V_{CCIO} = 3.3 \text{ V}$ , $R_{SERIES} = 50 \Omega$	0, 1, 2, 6, 7	200	MHz
LVTTL33 (all drive strengths)	LVTTL33, V <sub>CCIO</sub> = 3.3 V	0, 1, 2, 6, 7	200	MHz
LVTTL33 (RS50)	LVTTL33, $V_{CCIO}$ = 3.3 V, $R_{SERIES}$ = 50 $\Omega$	0, 1, 2, 6, 7	200	MHz
LVCMOS25 (all drive strengths)	LVCMOS25, V <sub>CCIO</sub> = 2.5 V	1, 2, 6, 7	200	MHz
LVCMOS25 (RS50)	LVCMOS25, $V_{CCIO} = 2.5 \text{ V}$ , $R_{SERIES} = 50 \Omega$	1, 2, 6, 7	200	MHz
LVCMOS18 (all drive strengths)	LVCMOS18, V <sub>CCIO</sub> = 1.8 V	1, 2, 6, 7	200	MHz
LVCMOS18 (RS50)	LVCMOS18, $V_{CCIO} = 1.8 \text{ V}$ , $R_{SERIES} = 50 \Omega$	1, 2, 6, 7	200	MHz
LVCMOS18H (all drive strengths)	LVCMOS18, V <sub>CCIO</sub> = 1.8 V	3, 4, 5	200	MHz
LVCMOS18H (RS50)	LVCMOS18, $V_{CCIO} = 1.8 \text{ V}$ , $R_{SERIES} = 50 \Omega$	3, 4, 5	200	MHz
LVCMOS15 (all drive strengths)	LVCMOS15, V <sub>CCIO</sub> = 1.5 V	1, 2, 6, 7	100	MHz
LVCMOS15H (all drive strengths)	LVCMOS15, V <sub>CCIO</sub> = 1.5 V	3, 4, 5	150	MHz
LVCMOS12 (all drive strengths)	LVCMOS12, V <sub>CCIO</sub> = 1.2 V	1, 2, 6, 7	50	MHz
LVCMOS12H (all drive strengths)	LVCMOS12, V <sub>CCIO</sub> = 1.2 V	3, 4, 5	100	MHz
LVCMOS10H (all drive strengths)	LVCMOS12, V <sub>CCIO</sub> = 1.2 V	3, 4, 5	50	MHz
SSTL15_I, SSTL15_II	SSTL_15, V <sub>CCIO</sub> = 1.5 V	3, 4, 5	1066	Mbps
SSTL135_I, SSTL135_II	SSTL_135, V <sub>CCIO</sub> = 1.35 V	3, 4, 5	1066	Mbps
LVSTL_I, LVSTL_II	LVSTL, V <sub>CCIO</sub> = 1.1 V	3, 4, 5	1066	Mbps
HSUL12 (all drive strengths)	HSUL_12, V <sub>CCIO</sub> = 1.2 V	3, 4, 5	1066	Mbps
HSTL15	HSTL15, V <sub>CCIO</sub> = 1.5 V	3, 4, 5	250	Mbps
MIPI D-PHY (LP Mode)	MIPI, Low Power Mode, V <sub>CCIO</sub> = 1.2 V	3, 4, 5	10	Mbps
Differential <sup>8</sup>				
LVDS	LVDS, V <sub>CCIO</sub> = 1.8 V	5, 6	1250	Mbps
LVDS25E <sup>6</sup>	LVDS25, Emulated, V <sub>CCIO</sub> = 2.5 V	1, 2, 6, 7	400	Mbps
SubLVDSE <sup>6</sup>	subLVDS, Emulated, V <sub>CCIO</sub> = 1.8 V	1, 2, 6, 7	400	Mbps
SubLVDSEH <sup>6</sup>	subLVDS, Emulated, V <sub>CCIO</sub> = 1.8 V	3, 4, 5	800	Mbps
SLVS	SLVS similar to MIPI, V <sub>CCIO</sub> = 1.2 V	3, 4, 5	1250	Mbps
MIPI D-PHY (HS Mode)	MIPI, High Speed Mode, V <sub>CCIO</sub> = 1.2 V	3, 4, 5	1250	Mbps
SSTL15D	Differential SSTL15, V <sub>CCIO</sub> = 1.5 V	3, 4, 5	1066	Mbps
SSTL135D	Differential SSTL135, V <sub>CCIO</sub> = 1.35 V	3, 4, 5	1066	Mbps
LVSTLD	Differential LVSTL, V <sub>CCIO</sub> = 1.1 V	3, 4, 5	1066	Mbps
HSUL12D	Differential HSUL12, V <sub>CCIO</sub> = 1.2 V	3, 4, 5	1066	Mbps
HSTL15D	Differential HSTL15, V <sub>CCIO</sub> = 1.5 V	3, 4, 5	250	Mbps

#### Notes:

- 1. Maximum I/O speed is the maximum switching rate of the I/O operating within the guidelines of the defining standard. The actual interface speed performance using the I/O also depends on other factors, such as internal and external timing.
- 2. These numbers are characterized but not test on every device.
- 3. Performance is specified in MHz, as defined in clock rate when the sysl/O is used as pin. For data rate performance, this can be converted to Mbps, which equals to 2 times the clock rate.
- 4. LVCMOS and LVTTL are measured with load specified in Table 4.44.
- 5. These LVCMOS inputs can be placed in different V<sub>CCIO</sub> voltage. Performance may vary. Please refer to Lattice Design Software
- These emulated outputs performance is based on externally properly terminated as described in LVDS25E (Output Only) and SubLVDSE/SubLVDSEH (Output Only).
- 7. All speeds are measured with fast slew.

© 2025 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



- 8. For maximum differential I/O performance, only Differential I/O should be placed in the bottom I/O banks. If this is not possible, the following will impact on maximum performance:
  - a. If Fast Slew Rate LVCMOS I/O are used, they should be limited to no more than nine I/O (adjacent), four I/O (same bank), 55 I/O (left/right banks) to keep degradation below 50%.
  - b. If non-Differential I/O (SLOW SLEW) are placed on the bottom but not within the same bank as differential I/O, then the maximum Differential performance is degraded to 70% of original when 21 aggressors are toggling.
  - c. If non-Differential I/O (SLOW SLEW) are placed within the same bank as Differential I/O then the maximum performance is degraded to 50% of original when 16 aggressor are toggling.
  - d. No performance impact if MIPI LP and MIPI HS are in the same bank.
  - e. If Differential RX/TX I/O are both placed within the same bank then the maximum performance is degraded to 90%.
  - f. For DDR3/DDR3L/LPDDR4 separate DQ/DQS groups from Address/Commands/CLK groups into separate banks.

## 4.15. Typical Building Block Function Performance

These building block functions can be generated using Lattice Design Software Tool. Exact performance may vary with the device and the design software tool version. The design software tool uses internal parameters that have been characterized but are not tested on every device.

Table 4.31. Pin-to-Pin Performance

Function	Typ. @ V <sub>CC</sub> = 1.0 V	Unit
16-bit Decoder (I/O configured with LVCMOS18, Top, Left and Right Banks)	5.5	ns
16-bit Decoder (I/O configured with HSTL15_I, Bottom Banks)	5.1	ns
16:1 Mux (I/O configured with LVCMOS18, Top, Left and Right Banks)	6	ns
16:1 Mux (I/O configured with HSTL15_I, Bottom Banks)	6.1	ns

**Note**: These functions are generated using Lattice Radiant Design Software tool. Exact performance may vary with the device and the design software tool version. The design software tool uses internal parameters that have been characterized but are not tested on every device.

Table 4.32. Register-to-Register Performance<sup>1, 3, 4</sup>

Function	Typ. @ V <sub>cc</sub> = 1.0 V	Unit
Basic Functions		
16-bit Adder	500 <sup>2</sup>	MHz
32-bit Adder	496	MHz
16-bit Counter	402	MHz
32-bit Counter	371	MHz
Embedded Memory Functions		
512 × 36 Single Port RAM, with Output Register	500 <sup>2</sup>	MHz
1024 × 18 True-Dual Port RAM using same clock, with EBR Output Registers	500 <sup>2</sup>	MHz
1024 × 18 True-Dual Port RAM using asynchronous clocks, with EBR Output Registers	500 <sup>2</sup>	MHz
Large Memory Functions		
32 k × 32 Single Port RAM, with Output Register	375 <sup>2</sup>	MHz
32 k $\times$ 32 Single Port RAM with ECC, with Output Register	350 <sup>2</sup>	MHz
32 k × 32 True-Dual Port RAM using same clock, with Output Registers	200	MHz
Distributed Memory Functions		
16 × 4 Single Port RAM (One PFU)	500 <sup>2</sup>	MHz
16 × 2 Pseudo-Dual Port RAM (One PFU)	500 <sup>2</sup>	MHz
16 × 4 Pseudo-Dual Port (Two PFUs)	500 <sup>2</sup>	MHz
DSP Functions		
9 × 9 Multiplier with Input Output Registers	376	MHz
18 × 18 Multiplier with Input/Output Registers	287	MHz
36 × 36 Multiplier with Input/Output Registers	200	MHz
MAC 18 × 18 with Input/Output Registers	203	MHz

© 2025 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Function	Typ. @ V <sub>CC</sub> = 1.0 V	Unit
MAC 18 × 18 with Input/Pipelined/Output Registers	287	MHz
MAC 36 × 36 with Input/Output Registers	119	MHz
MAC 36 × 36 with Input/Pipelined/Output Registers	155	MHz

#### Notes:

- 1. The Clock port is configured with LVDS I/O type. Performance Grade: 9\_High-Performance\_1.0V.
- 2. Limited by the Minimum Pulse Width of the component
- These functions are generated using Lattice Radiant Design Software tool. Exact performance may vary with the device and the design software tool version. The design software tool uses internal parameters that have been characterized but are not tested on every device.
- 4. For the Pipelined designs, the number of pipeline stages used are 2.

### 4.16. LMMI

Table 4.33 summarizes the performance of the LMMI interface with supported IPs. Additional timing requirement and constraint can be identified through the Lattice Radiance design tools.

Table 4.33. LMMI F<sub>MAX</sub> Summary

•	
IP	F <sub>MAX</sub> (MHz)
CDR0	73
CDR1	70
I <sup>2</sup> C	38
PLL_ULC	59
PLL_LRC	37

## 4.17. Derating Timing Tables

Logic timing provided in the following sections of this data sheet and the Lattice Radiant design tools are worst case numbers in the operating range. Actual delays at nominal temperature and voltage for best case process, can be much better than the values given in the tables. The Lattice Radiant design tool can provide logic timing numbers at a particular temperature and voltage.



## 4.18. External Switching Characteristics

Over recommended commercial operating conditions.

Table 4.34. External Switching Characteristics (V<sub>CC</sub> = 1.0 V)

	Description	_	9	-	-8	Unit
Parameter		Min	Max	Min	Max	Offic
Clocks						
Primary Clock		T	T	_	1	
f <sub>MAX_PRI</sub>	Frequency for Primary Clock	_	400	_	325.2	ns
t <sub>W_PRI</sub>	Clock Pulse Width for Primary Clock	1.125	_	1.384	_	ps
t <sub>SKEW_PRI</sub> 6	Primary Clock Skew Within a Device	_	450	_	554	MHz
Edge Clock						
f <sub>MAX_EDGE</sub>	Frequency for Edge Clock Tree	_	800	_	650.4	MHz
t <sub>W_EDGE</sub>	Clock Pulse Width for Edge Clock	0.513	_	0.65	_	ns
t <sub>SKEW_EDGE</sub> 6	Edge Clock Skew Within a Device	_	120	_	148	ps
Generic SDR Input						
General I/O Pin Para	ameters Using Dedicated Primary Clock Input without	PLL				
t <sub>CO(except BANKO)</sub>	Clock to Output – PIO Output Register	_	8.36	_	8.53	ns
t <sub>CO(BANKO)</sub>	Clock to Output – PIO Output Register	_	9.54	_	9.54	ns
t <sub>SU</sub>	Clock to Data Setup – PIO Input Register	0.00	_	0.00	_	ns
t <sub>H(LTR)(except BANKO)</sub>	Clock to Data Hold – PIO Input Register	3.73	_	3.83	_	ns
t <sub>H(LTR)(BANKO)</sub>	Clock to Data Hold – PIO Input Register	4.20	_	4.20	_	ns
t <sub>H(Bottom)</sub>	Clock to Data Hold – PIO Input Register	4.65	_	4.75	_	ns
t <sub>SU_DEL</sub>	Clock to Data Setup – PIO Input Register with Data Input Delay	1.84	_	1.84	_	ns
t <sub>H_DEL(LTR)</sub> (except BANK0)	Clock to Data Hold – PIO Input Register with Data Input Delay	0.22	_	0.22	_	ns
t <sub>H_DEL(LTR)</sub> (BANKO)	Clock to Data Hold – PIO Input Register with Data Input Delay	0.31	_	0.31	_	ns
t <sub>H_DEL</sub> (Bottom)	Clock to Data Hold – PIO Input Register with Data Input Delay	1.77	_	1.77	_	ns
General I/O Pin Para	meters Using Dedicated Primary Clock Input with PLL	I	I.	1		
t <sub>COPLL</sub>	Clock to Output – PIO Output Register	_	4.55	_	4.67	ns
t <sub>SUPLL(LTR)</sub> (except Bank0)	Clock to Data Setup – PIO Input Register	1.33	_	1.33	_	ns
t <sub>SUPLL(Bank0)</sub>	Clock to Data Setup – PIO Input Register	2.10	_	2.10	_	ns
t <sub>SUPLL(Bottom)</sub>	Clock to Data Setup – PIO Input Register	1.33	_	1.33	_	ns
t <sub>HPLL(LTR)</sub>	Clock to Data Hold – PIO Input Register	0.98	_	1.21	_	ns
t <sub>HPLL(Bottom)</sub>	Clock to Data Hold – PIO Input Register	1.87	_	1.87	_	ns
t <sub>SU_DELPLL(LTR)</sub> ( except Bank1)	Clock to Data Setup – PIO Input Register with Data Input Delay	4.74	_	4.74	_	ns
t <sub>SU_DELPLL</sub> (Bank1)	Clock to Data Setup – PIO Input Register with Data Input Delay	5.50	_	5.50	_	ns
t <sub>SU_DELPLL(Bottom)</sub>	Clock to Data Setup – PIO Input Register with Data Input Delay	4.74	_	4.74	_	ns
t <sub>H_DELPLL</sub>	Clock to Data Hold – PIO Input Register with Data Input Delay	0.00	_	0.00	_	ns
Generic DDR Input/0	Output					
· ·	ts/Outputs with Clock and Data Centered at Pin (GDD Banks) – Figure 4.7 and Figure 4.9	RX1_RX/T	X.SCLK.Ce	entered) u	sing PCLK	Clock Input
		0.917	_	0.917	_	ns
t <sub>SU_GDDR1</sub>	Input Data Setup Before CLK	0.275	_	0.275	_	UI



		_	.9	_	·8		
Parameter	Description	Min	Max	Min	Max	Unit	
tuo conne	Input Data Hold After CLK	0.917	IVIAX	0.917	IVIAA	ns	
tho_gddr1	input bata noid Arter CER	1.134	_	1.113	_	ns	
$t_{\text{DVB\_GDDR1}}$	Output Data Valid After CLK Output	-0.533	_	-0.554	_	ns + ½UI	
		1.217	_	1.113	_	ns	
$t_{\text{DQVA\_GDDR1}}$	Output Data Valid After CLK Output	-0.45		-0.554	_	ns + ½UI	
f	Input/Output Data Bata	-0.43	300	-0.554	300		
f <sub>DATA_GDDRX1</sub>	Input/Output Data Rate Frequency of PCLK		150	_	150	Mbps MHz	
f <sub>MAX_GDDRX1</sub> ½ UI	Half of Data Bit Time, or 90 degree	1.667	130	1 667	130		
Output TX to Input RX Margin per Edge		0.3	_	1.667 0.197	_	ns	
	nputs/Outputs with Clock and Data Aligned at Pin (		CCLV Alia		- DCL K Cla	ns	
	ight Banks) – Figure 4.8 and Figure 4.10	GDDKXI_KX/IX	.SCLK.Alig	nea) using	g PCLK CIO	ck input	
(Lett) Top) and th	Inguite the distance in the	1 _	-0.917	l _	-0.917	ns + ½UI	
t <sub>DVA GDDR1</sub>	Input Data Valid After CLK	_	0.75	_	0.75	ns	
CDVA_GDDR1	input Buta valid vitter eak		0.225	_	0.225	UI	
		0.917	0.223	0.917	0.225	ns + ½UI	
t <sub>DVE GDDR1</sub>	Input Data Hold After CLK	2.583	_	2.583	_	ns	
CDVE_GDDK1	input bata noid Arter CER	0.775	_	0.775	_	UI	
t <sub>DIA GDDR1</sub>	Output Data Invalid After CLK Output	0.773	0.554	- O.773	0.554	ns	
-	Output Data Invalid Arter CLK Output  Output Data Invalid Before CLK Output		0.45		0.554	ns	
f <sub>DATA_GDDRX1</sub>	Input/Output Data Rate		300	_	300	Mbps	
	Frequency for PCLK		150		150	MHz	
f <sub>MAX_GDDRX1</sub> ½ UI	Half of Data Bit Time, or 90 degree	1.667	_	1.667	130		
			_		_	ns	
	ut RX Margin per Edge	0.300		0.197	- DCL K	ns Clask Innut	
	nputs/Outputs with Clock and Data Centered at Pin  - Figure 4.7 and Figure 4.9	(GDDKXI_KX/I	A.SCLK.CE	intered) u	Sing PCLK	Clock Input	
(Bottom Banks)	Tigure 40 and Figure 40	0.917	_	0.917	_	ns	
$t_{\text{SU\_GDDR1}}$	Input Data Setup Before CLK	0.275	_	0.275	_	UI	
t <sub>HO GDDR1</sub>	Input Data Hold After CLK	0.273	_	0.273	_	ns	
	Input Data Rate	0.917	300	0.917	300	Mbps	
f <sub>DATA_IN_GDDRX1</sub>	input Data Nate	0.670	300	0.631	300		
t <sub>DVB_GDDR1</sub>	Output Data Valid After CLK Output	-0.330	_		_	ns ns + ½UI	
		0.700	_	-0.369 0.631	_		
$t_{\text{DQVA\_GDDR1}}$	Output Data Valid After CLK Output				_	ns ns + 1/111	
<u> </u>	January Contract Data Bata	-0.300	-	-0.369	-	ns + ½UI	
f <sub>DATA_GDDRX1</sub>	Input/Output Data Rate		500	_	500	Mbps	
f <sub>MAX_GDDRX1</sub>	Frequency of PCLK	1.000	250	_	250	MHz	
½ UI	Half of Data Bit Time, or 90 degree	1.000	_	1	_	ns	
	ut RX Margin per Edge	0.150	-	0.081		ns	
	nputs/Outputs with Clock and Data Aligned at Pin ( – Figure 4.8 and Figure 4.10	GDDRX1_RX/TX	.SCLK.Alig	nea) using	g PCLK CIO	ck Input	
		_	-0.917	_	-0.917	ns + ½UI	
t <sub>DVA_GDDR1</sub>	Input Data Valid After CLK	_	0.75	_	0.75	ns	
t <sub>DVA_GDDR1</sub>	Input Data Valid After CLK		0.75 0.225	_ _	0.75 0.225	ns UI	
t <sub>DVA_GDDR1</sub>	Input Data Valid After CLK						
t <sub>DVA_GDDR1</sub> t <sub>DVE_GDDR1</sub>	Input Data Valid After CLK  Input Data Hold After CLK	_		_		UI	
		_ 0.917	0.225 —	— 0.917	0.225 —	UI ns + ½UI	
		0.917 2.583	0.225 — —	- 0.917 2.583	0.225 — —	UI ns + ½UI ns	



		9	_		
Description	Min	Max	Min	Max	Unit
Output Data Invalid Before CLK Output	_	0.3	_	0.369	ns
Input/Output Data Rate	_	500	_	500	Mbps
Frequency for PCLK	_	250	_	250	MHz
Half of Data Bit Time, or 90 degree	1	_	1	_	ns
	0.15	_	0.081	_	ns
nputs/Outputs with Clock and Data Centered at Pin	(GDDRX2_RX/T	X.ECLK.Ce	ntered) u	sing PCLK	Clock Input
	0.209	_	0.209	_	ns
Data Setup before CLK Input	0.209	_	0.209	_	UI
Data Hold after CLK Input	0.213	_	0.213	_	ns
	0.360	_	0.352	_	ns
Output Data Valid Before CLK Output	-0.140	_		_	ns + ½UI
		_		_	ns
Output Data Valid After CLK Output	-	_		_	ns + ½UI
Input/Output Data Rate	- 0.12		_		Mbps
			_		MHz
• • •	0.5	_	0.5	_	ns
, ,	0.5	250	0.5	250	MHz
	0.22	230	0.202	230	ns
	L	ECLY Alia	L	- DCLV Cla	
	GDDKXZ_KX/TX	ECLK.Alig	nea) using	S PCLK CIO	ck input –
	T _	-0.275	I _	-0.275	ns + ½UI
Input Data Valid After CLK			_		ns
	_				UI
	0.275	0.223		0.223	ns + ½UI
Input Data Hold After CLK					ns
input Data Hold After CER					UI
Output Data Invalid After CLV Output				0.149	
					ns
			_		ns
			_		Mbps
			_		MHz
, ,	0.5		0.5		ns
		250	_	250	MHz
		_		_	ns
	(GDDRX4_RX/T	X.ECLK.Ce	ntered) u	sing PCLK	Clock Input
	0.210	_	0.210	_	ns
Input Data Set-Up Before CLK	0.315	_	0.252	_	UI
Input Data Hold After CLK	0.254	_	0.254	_	ns
		_		_	ns
Output Data Valid Before CLK Output	-0.140	_	-0.148	_	ns + ½ U
		_	0.269	_	ns
	0.213				
Output Data Valid After CLK Output	0.213 -0.12	_		_	ns + 1/3 [ ]
	-0.12 	_	-0.148	_	
Input/Output Data Rate		_ 1500		_ 1200	Mbps
		_	-0.148	_	ns + ½ U Mbps MHz ns
	Output Data Invalid Before CLK Output Input/Output Data Rate Frequency for PCLK Half of Data Bit Time, or 90 degree It RX Margin per Edge Inputs/Outputs with Clock and Data Centered at Pingure 4.9  Data Setup before CLK Input  Output Data Valid Before CLK Output  Input/Output Data Rate Frequency for ECLK Half of Data Bit Time, or 90 degree PCLK frequency It RX Margin per Edge PCLK frequency It RX Margin per Edge Inputs/Outputs with Clock and Data Aligned at Pin (ingure 4.10)  Input Data Hold After CLK  Output Data Invalid After CLK  Output Data Invalid Before CLK Output  Input/Output Data Rate Frequency for ECLK Half of Data Bit Time, or 90 degree PCLK frequency It RX Margin per Edge PCLK Margin per Edge PCLK Frequency It RX Margin per Edge PCLK frequency It RX Margin per Edge PDLK frequency It RX Margin per Edge Inputs/Outputs with Clock and Data Centered at Pingure 4.9  Input Data Hold After CLK Input Data Set-Up Before CLK Input Data Hold After CLK	Description  Output Data Invalid Before CLK Output  Input/Output Data Rate  Frequency for PCLK  Half of Data Bit Time, or 90 degree  It RX Margin per Edge  Data Setup before CLK Input  Output Data Valid Before CLK Output  Input/Output Data Rate  Frequency for ECLK  Output Data Valid After CLK Output  Input/Output Data Rate  Frequency for ECLK  Half of Data Bit Time, or 90 degree  O.23  Description  Output Data Valid After CLK Output  Input/Output Data Rate  Frequency for ECLK  Half of Data Bit Time, or 90 degree  O.23  Description  Output Data Valid After CLK  Input Outputs with Clock and Data Aligned at Pin (GDDRX2_RX/TX. Control output Data Invalid After CLK  Input Data Valid After CLK  Output Data Invalid After CLK  Output Data Invalid After CLK Output  Output Data Invalid Before CLK Output  Input/Output Data Rate  Frequency for ECLK  Half of Data Bit Time, or 90 degree  O.5  PCLK frequency  PCLK frequency  Input/Output Data Rate  Frequency for ECLK  Half of Data Bit Time, or 90 degree  O.5  PCLK frequency  It RX Margin per Edge  O.105  Inputs/Outputs with Clock and Data Centered at Pin (GDDRX4_RX/T Gure 4.9)  Input Data Hold After CLK  O.210  Inputs/Outputs with Clock and Data Centered at Pin (GDDRX4_RX/T Gure 4.9)  Input Data Hold After CLK  O.254  O.254  O.254	Output Data Invalid Before CLK Output  Input/Output Data Rate  Frequency for PCLK  Half of Data Bit Time, or 90 degree  Data XR Margin per Edge  Data Setup before CLK Input  Output Data Valid After CLK Output  Input/Output Data Rate  Frequency for ECLK  Half of Data Bit Time, or 90 degree  Data Hold after CLK Output  Output Data Valid After CLK Output  Input/Output Data Rate  Frequency for ECLK  Half of Data Bit Time, or 90 degree  PCLK frequency  PCLK frequency  Input Data Valid After CLK Output  Input Data Walid After CLK Output  Data RX Margin per Edge  Input Outputs with Clock and Data Aligned at Pin (GDDRX2_RX/TX.ECLK.Aligners 4.10  Input Data Valid After CLK  Output Data Natid After CLK  Input Data Hold After CLK  Output Data Invalid After CLK  Output Data Invalid Before CLK Output  Input Data Hold After CLK  Output Data Invalid After CLK  Output Data Invalid Before CLK Output  PCLK frequency  Output Data Invalid Before CLK Output  Output Data Invalid After CLK Output  Output Data Invalid Before CLK Output  Output Data Invalid Before CLK Output  Frequency for ECLK  Half of Data Bit Time, or 90 degree  PCLK frequency  At RX Margin per Edge  Output Output Data Rate  Frequency for ECLK  Half of Data Bit Time, or 90 degree  PCLK frequency  At RX Margin per Edge  Output Output Data Set-Up Before CLK  Input Data Set-Up Before CLK  Input Data Set-Up Before CLK  Input Data Hold After CLK  Output Output Data Set-Up Before CLK  Output	Description	Description



		_	.9	_	8	
Parameter	Description	Min	Max	Min	Max	Unit
Output TX to Input	t RX Margin per Edge	0.08	_	0.102	_	ns
Generic DDRX4 In	puts/Outputs with Clock and Data Aligned at Pin (	GDDRX4_RX/TX	ECLK.Alig	ned) using	PCLK Clo	ck Input, Le
and Right sides Or	nly – Figure 4.8 and Figure 4.10					
		_	-0.216	_	-0.229	ns + ½U
t <sub>DVA_GDDRX4</sub>	Input Data Valid After CLK	_	0.117	_	0.188	ns
		_	0.176	_	0.225	UI
		0.227	_	0.229	_	ns + ½U
t <sub>DVE_GDDRX4</sub>	Input Data Hold After CLK	0.560	_	0.646	_	ns
		0.840	_	0.775	_	UI
t <sub>DIA_GDDRX4</sub>	Output Data Invalid After CLK Output	_	0.12	_	0.148	ns
t <sub>DIB_GDDRX4</sub>	Output Data Invalid Before CLK Output	_	0.12	_	0.148	ns
f <sub>DATA_GDDRX4</sub>	Input/Output Data Rate	_	1500	_	1200	Mbps
f <sub>MAX_GDDRX4</sub>	Frequency for ECLK	_	750	_	600	MHz
½ UI	Half of Data Bit Time, or 90 degree	0.333	_	0.417	_	ns
f <sub>PCLK</sub>	PCLK frequency	_	187.5	_	150	MHz
Output TX to Input	t RX Margin per Edge	0.03	_	0.04	_	ns
	puts/Outputs with Clock and Data Centered at Pin	(GDDRX5_RX/T	X.ECLK.Ce	ntered) u	sing PCLK	Clock Input
Figure 4.7 and Figure	ure 4.9		ı	ı	1	
t <sub>SU GDDRX5</sub>	Input Data Set-Up Before CLK	0.231	_	0.231	_	ns
CSO_GDDRXS	input but set op before eek	0.289	_	0.277	_	UI
t <sub>HO_GDDRX5</sub>	Input Data Hold After CLK	0.229	_	0.229	_	ns
twindow_gddrx5c	Input Data Valid Window	_	_	_	_	ns
t <sub>DVB GDDRX5</sub>	Output Data Valid Before CLK Output	0.249	_	0.269	_	ns
TOVB_GDDRX5		-0.151	_	-0.148	_	ns+½U
tdqva gddrx5	Output Data Valid After CLK Output	0.249	_	0.269	_	ns
IDQVA_GDDRX5	Output Data Valid Arter CER Output	-0.151	_	-0.148	_	ns+½U
f <sub>DATA_GDDRX5</sub>	Input/Output Data Rate	_	1250	_	1200	Mbps
f <sub>MAX_GDDRX5</sub>	Frequency for ECLK	_	625	_	600	MHz
½ UI	Half of Data Bit Time, or 90 degree	0.4	_	0.417	_	ns
f <sub>PCLK</sub>	PCLK frequency	_	125	_	120	MHz
Output TX to Input	t RX Margin per Edge	0.12	_	0.102	_	ns
	puts/Outputs with Clock and Data Aligned at Pin (	GDDRX5_RX/TX	ECLK.Alig	ned) using	PCLK Clo	ck Input –
Figure 4.8 and Figure	ure 4.10	ı	T	Т	П	
		_	-0.220	_	-0.229	ns + ½U
t <sub>DVA_GDDRX5</sub>	Input Data Valid After CLK	_	0.18	_	0.188	ns
		_	0.225	_	0.225	UI
		0.22	_	0.229	_	ns + ½U
t <sub>DVE_GDDRX5</sub>	Input Data Hold After CLK	0.62	_	0.646	_	ns
		0.775	_	0.775	_	UI
twindow_gddrx5a	Input Data Valid Window		_	_	_	ns
t <sub>DIA_GDDRX5</sub>	Output Data Invalid After CLK Output		0.12	_	0.148	ns
t <sub>DIB_GDDRX5</sub>	Output Data Invalid Before CLK Output		0.12	_	0.148	ns
f <sub>DATA_GDDRX5</sub>	Input/Output Data Rate		1250	_	1200	Mbps
f <sub>MAX_GDDRX5</sub>	Frequency for ECLK		625	_	600	MHz
½ UI	Half of Data Bit Time, or 90 degree	0.4	_	0.417	_	ns
f <sub>PCLK</sub>	PCLK frequency		125	_	120	MHz
Output TV to Inquit	t RX Margin per Edge	0.06	l	0.04	_	ns



		-	.9	-	-8	
Parameter	Description	Min	Max	Min	Max	Unit
Soft D-PHY DDRX4	Inputs/Outputs with Clock and Data Centered at Pin, us	sing PCLK	Clock Inpu	ıt		
		0.133	_	0.167	l –	ns
t <sub>SU_GDDRX4_MP</sub>	Input Data Set-Up Before CLK	0.2	_	0.2	_	UI
tho gddrx4 mp	Input Data Hold After CLK	0.133	_	0.167	_	ns
		0.133	_	0.167	_	ns
t <sub>DVB_GDDRX4_MP</sub>	Output Data Valid Before CLK Output	0.2	_	0.2	_	UI
		0.133	_	0.167	_	ns
t <sub>DQVA_GDDRX4_MP</sub>	Output Data Valid After CLK Output	0.2	_	0.2	_	UI
f <sub>DATA GDDRX4 MP</sub>	Input Data Bit Rate for MIPI PHY	_	1500	_	1200	Mbps
	Half of Data Bit Time, or 90 degree	0.333	_	0.417	_	ns
f <sub>PCLK</sub>	PCLK frequency	_	187.5	_	150	MHz
Output TX to Input	: RX Margin per Edge	0.067	_	0.083	_	ns
	outs/Outputs with Clock and Data Aligned at Pin (GDDRX	71_RX.EC	LK) using	PLL Clock	Input – Fig	gure 4.12 and
Figure 4.13		_				
•	Input Valid Bit "i" switch from CLK Rising Edge ("i" =	_	0.264	_	0.264	UI
t <sub>rpbi_dva</sub>	0 to 6, 0 aligns with CLK)	_	-0.250	_	-0.250	ns+(½+i)*U
•	Input Hold Bit "i" switch from CLK Rising Edge ("i" =	0.761	_	0.761	_	UI
t <sub>rpbi_dve</sub>	0 to 6, 0 aligns with CLK)	0.276	_	0.276	_	ns+(½+i)*L
t <sub>TPBi_DOV</sub>	Data Output Valid Bit "i" switch from CLK Rising Edge ("i" = 0 to 6, 0 aligns with CLK)	_	0.159	_	0.159	ns+i*UI
t <sub>TPBi_DOI</sub>	Data Output Invalid Bit "i" switch from CLK Rising Edge ("i" = 0 to 6, 0 aligns with CLK)	0.159	_	0.159	_	ns+(i+ 1)*l
t <sub>TPBi_skew_UI</sub>	TX skew in UI	_	0.15	_	0.15	UI
t <sub>B</sub>	Serial Data Bit Time, = 1UI	1.058	_	1.058	_	ns
f <sub>DATA_TX71</sub>	DDR71 Serial Data Rate	-	945	_	945	Mbps
f <sub>MAX_TX71</sub>	DDR71 ECLK Frequency	-	473	_	473	MHz
f <sub>CLKIN</sub>	7:1 Clock (PCLK) Frequency	-	135	_	135	MHz
Output TX to Input	: RX Margin per Edge	0.159	_	0.159	_	ns
Memory Interface						
DDR3/DDR3L REA	D (DQ Input Data are Aligned to DQS) – Figure 4.8					
t <sub>DVBDQ_DDR3</sub> t <sub>DVBDQ_DDR3L</sub>	Data Input Valid before DQS Input	_	-0.235	_	-0.235	ns + ½UI
t <sub>DVADQ_DDR3</sub> t <sub>DVADQ_DDR3L</sub>	Data Input Valid after DQS Input	0.235	_	0.235	_	ns + ½UI
f <sub>data_ddr3</sub> f <sub>data_ddr3</sub> L	DDR Memory Data Rate	_	1066	_	1066	Mb/s
f <sub>MAX_ECLK_DDR3</sub> f <sub>MAX_ECLK_DDR3L</sub>	DDR Memory ECLK Frequency	_	533	_	533	MHz
f <sub>MAX_SCLK_DDR3</sub> f <sub>MAX_SCLK_DDR3L</sub>	DDR Memory SCLK Frequency	_	133.3	_	133.3	MHz
DDR3/DDR3L WRI	TE (DQ Output Data are Centered to DQS) – Figure 4.11					
t <sub>DQVBS_DDR3</sub> t <sub>DQVBS_DDR3</sub> L	Data Output Valid before DQS Output	_	-0.235	_	-0.235	ns + ½UI
t <sub>DQVAS_DDR3</sub> t <sub>DQVAS_DDR3L</sub>	Data Output Valid after DQS Output	0.235	_	0.235	_	ns + ½UI
f <sub>DATA_DDR3</sub> f <sub>DATA_DDR3L</sub>	DDR Memory Data Rate	_	1066	_	1066	Mb/s
f <sub>MAX_ECLK_DDR3</sub> f <sub>MAX_ECLK_DDR3L</sub>	DDR Memory ECLK Frequency	_	533	_	533	MHz

120



	Description	_	9	_	8	Unit
Parameter		Min	Max	Min	Max	Onit
f <sub>MAX_SCLK_DDR3</sub> f <sub>MAX_SCLK_DDR3L</sub>	DDR Memory SCLK Frequency	1	133.3	ı	133.3	MHz

#### Notes:

- Commercial timing numbers are shown. Industrial numbers are typically slower and can be extracted from the Lattice Radiant software.
- General I/O timing numbers are based on LVCMOS 1.8, 8 mA, Fast Slew Rate, 0 pf load for all IOs except the bank0. For bank0, the number are based on LVCMOS 3.3, 12 mA, Fast Slew Rate, 0 pf load.
   Generic DDR timing are numbers based on LVDS I/O.
   DDR3 timing numbers are based on SSTL15.
- 3. Uses LVDS I/O standard for measurements.
- 4. Maximum clock frequencies are tested under best case conditions. System performance may vary upon the user environment.
- 5. All numbers are generated with the Lattice Radiant software.
- 6. This clock skew is not the internal clock network skew. Nexus family devices have very low internal clock network skew that can be approximated to 0 ps. These t<sub>skew</sub> values measured externally at system level includes additional skew added by the I/O, wire bonding and package ball.




Figure 4.7. Receiver RX.CLK.Centered Waveforms




Figure 4.8. Receiver RX.CLK.Aligned and DDR Memory Input Waveforms

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice. FPGA-DS-02120-1.2






Figure 4.9. Transmit TX.CLK.Centered and DDR Memory Output Waveforms





Figure 4.10. Transmit TX.CLK.Aligned Waveforms



#### Receiver - Shown for one LVDS Channel



#### Transmitter - Shown for one LVDS Channel




Figure 4.11. DDRX71 Video Timing Waveforms




Figure 4.12. Receiver DDRX71\_RX Waveforms

© 2025 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.






Figure 4.13. Transmitter DDRX71\_TX Waveforms

## 4.19. sysCLOCK PLL Timing (Vcc = 1.0 V)

Over recommended operating conditions.

Table 4.35. sysCLOCK PLL Timing ( $V_{CC} = 1.0 \text{ V}$ )

Parameter	Descriptions	Conditions	Min	Тур.	Max	Units
f <sub>IN</sub>	Input Clock Frequency (CLKI, CLKFB)	_	18	_	500	MHz
f <sub>OUT</sub>	Output Clock Frequency	_	6.25	_	800	MHz
f <sub>VCO</sub>	PLL VCO Frequency	_	800	_	1600	MHz
t	Dhace Detector land Frequency	Without Fractional-N Enabled	18	_	500	MHz
f <sub>PFD</sub>	Phase Detector Input Frequency	With Fractional-N Enabled	18	_	100	MHz
AC Character	ristics					
t <sub>DT</sub>	Output Clock Duty Cycle	_	45	_	55	%
t <sub>PH</sub> <sup>4</sup>	Output Phase Accuracy	_	-5	_	5	%
	Output Clark Pariod Litter	f <sub>OUT</sub> ≥ 200 MHz	_	_	250	ps p-p
	Output Clock Period Jitter	f <sub>OUT</sub> < 200 MHz	_	_	0.05	UIPP
	Output Clock Cycle-to-Cycle Jitter	f <sub>OUT</sub> ≥ 200 MHz	_	_	250	ps p-p
		f <sub>OUT</sub> < 200 MHz	_	_	0.05	UIPP
		f <sub>PFD</sub> ≥ 200 MHz	_	_	250	ps p-p
<b>.</b> 1	Output Clark Phase litter	60 MHz ≤ f <sub>PFD</sub> < 200 MHz	_	_	350	ps p-p
t <sub>OPJIT</sub> 1	Output Clock Phase Jitter	30 MHz ≤ f <sub>PFD</sub> < 60 MHz	_	_	450	ps p-p
		18 MHz ≤ f <sub>PFD</sub> < 30 MHz	_	_	650	ps p-p
	Output Clask Pariod Litter (Fractional NI)	f <sub>OUT</sub> ≥ 200 MHz	_	_	350	ps p-p
	Output Clock Period Jitter (Fractional-N)	f <sub>OUT</sub> < 200 MHz	_	_	0.07	UIPP
	Output Clock Cycle-to-Cycle Jitter	f <sub>OUT</sub> ≥ 200 MHz	_	_	400	ps p-p
	(Fractional-N)	f <sub>OUT</sub> < 200 MHz	_	_	0.08	UIPP
f <sub>BW</sub> <sup>3</sup>	PLL Loop Bandwidth	_	0.45		13	MHz
t <sub>LOCK</sub> <sup>2</sup>	PLL Lock-in Time	_	_	_	10	ms
t <sub>UNLOCK</sub>	PLL Unlock Time (from RESET goes HIGH)	_	_	_	50	ns



Parameter	Descriptions	Conditions	Min	Тур.	Max	Units
+	Input Clock Period Jitter	f <sub>PFD</sub> ≥ 20 MHz	1	_	500	ps p-p
t <sub>IPJIT</sub>	input clock Period sitter	f <sub>PFD</sub> < 20 MHz	1	_	0.01	UIPP
t <sub>HI</sub>	Input Clock High Time	90% to 90%	0.5	_	_	ns
t <sub>LO</sub>	Input Clock Low Time	10% to 10%	0.5	_	_	ns
t <sub>RST</sub>	RST/ Pulse Width	_	1	_	_	ms
f <sub>SSC_MOD</sub>	Spread Spectrum Clock Modulation Frequency	_	20	_	200	kHz
f <sub>SSC_MOD_AMP</sub>	Spread Spectrum Clock Modulation Amplitude Range	_	0.25	_	2.00	%
f <sub>SSC_MOD_STEP</sub>	Spread Spectrum Clock Modulation Amplitude Step Size	_	_	0.25	_	%

#### Notes:

- 1. Jitter sample is taken over 10,000 samples for Period jitter, and 1,000 samples for Cycle-to-Cycle jitter of the primary PLL output with clean reference clock with no additional I/O toggling.
- 2. Output clock is valid after  $t_{\text{LOCK}}$  for PLL reset and dynamic delay adjustment.
- 3. Result from Lattice Radiant software.
- 4. CLKOS as compared to CLKOP output for one phase step at the maximum VCO frequency.

#### 4.20. Internal Oscillators Characteristics

Table 4.36. Internal Oscillators ( $V_{cc} = 1.0 \text{ V}$ )

Symbol	Parameter Description	Min	Тур	Max	Unit
f <sub>CLKHF</sub>	HFOSC CLKK Clock Frequency	418.5	450	481.5	MHz
f <sub>CLKLF</sub>	LFOSC CLKK Clock Frequency	25.6	32	38.4	kHz
DCH <sub>CLKHF</sub>	HFOSC Duty Cycle (Clock High Period)	45	50	55	%
DCH <sub>CLKLF</sub>	LFOSC Duty Cycle (Clock High Period)	45	50	55	%

## 4.21. User I<sup>2</sup>C Characteristics

Table 4.37. User  $I^2C$  Specifications ( $V_{CC} = 1.0 \text{ V}$ )

Symbol	Parameter	STD Mode		FAST Mode		FAST Mode Plus <sup>2</sup>			Units		
Зуппоот	Description	Min	Тур	Max	Min	Тур	Max	Min	Тур	Max	Units
f <sub>scl</sub>	SCL Clock Frequency	1	1	100	-	_	400	-	1	1000	kHz
T <sub>DELAY</sub> 1	Optional delay through delay block	1	62	-	-	62	-	-	62	-	ns

#### Notes:

- Refer to the I<sup>2</sup>C Specification for timing requirements. User design should set constraints in Lattice Design Software to meet this
  industrial I<sup>2</sup>C Specification.
- 2. Fast Mode Plus maximum speed may be achieved by using external pull up resistor on I<sup>2</sup>C bus. Internal pull up may not be sufficient to support the maximum speed.

# 4.22. Analog-Digital Converter (ADC) Block Characteristics

## Table 4.38. ADC Specifications<sup>1</sup>

	р					
Symbol	Description	Condition	Min	Тур	Max	Unit
V <sub>REFINT_ADC</sub>	ADC Internal Reference Voltage <sup>4</sup>	_	1.14 <sup>2</sup>	1.2	1.26 <sup>2</sup>	V

© 2025 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Symbol	Description	Condition	Min	Тур	Max	Unit
$V_{REFEXT\_ADC}$	ADC External Reference Voltage	_	1.0	_	1.8	V
N <sub>RES_ADC</sub>	ADC Resolution	_	_	12	_	bits
ENOB <sub>ADC</sub>	Effective Number of Bits	_	9.9	11	_	bits
		Bipolar Mode, Internal V <sub>REF</sub>	V <sub>CM_ADC</sub> — V <sub>REFINT_ADC/4</sub>	$V_{CM\_ADC}$	V <sub>CM_ADC</sub> + V <sub>REFINT_ADC/4</sub>	V
$V_{SR\_ADC}$	ADC Input Range	Bipolar Mode, External V <sub>REF</sub>	V <sub>CM_ADC</sub> — V <sub>REFEXT_ADC/4</sub>	V <sub>REFEXT_ADC</sub>	V <sub>CM_ADC</sub> + V <sub>REFEXT_ADC/4</sub>	V
		Uni-polar Mode, Internal V <sub>REF</sub>	0	_	$V_{REFINT\_ADC}$	٧
		Uni-polar Mode, External V <sub>REF</sub>	0	_	$V_{REFEXT\_ADC}$	٧
	ADC Input Common	Internal V <sub>REF</sub>	_	V <sub>REFINT_ADC/2</sub>	_	٧
V <sub>CM_ADC</sub>	Mode Voltage (for fully differential signals)	External V <sub>REF</sub>	_	V <sub>REFEXT_ADC/2</sub>	_	V
f <sub>CLK_ADC</sub>	ADC Clock Frequency	_	_	25	50	MHz
f <sub>INPUT_ADC</sub>	ADC Input Frequency	@ Sampling Frequency = 1 Mbps	_	_	500	kHz
FS <sub>ADC</sub>	ADC Sampling Rate	_	_	1	_	MS/s
N <sub>TRACK_ADC</sub>	ADC Input Tracking Time	_	4	_	_	cycles <sup>3</sup>
R <sub>IN_ADC</sub>	ADC Input Equivalent Resistance	_	_	116	_	ΚΩ
t <sub>CAL_ADC</sub>	ADC Calibration Time	_	_	_	6500	cycles <sup>3</sup>
L <sub>OUTput_ADC</sub>	ADC Conversion Time	Includes minimum tracking time of four cycles	25	-	_	cycles <sup>3</sup>
DNL <sub>ADC</sub>	ADC Differential Nonlinearity	_	-1	_	1	LSB
INL <sub>ADC</sub>	ADC Integral Nonlinearity	_	<b>-2</b> <sup>2</sup>	_	2.21	LSB
SFDR <sub>ADC</sub>	ADC Spurious Free Dynamic Range	_	67.7	77	_	dBc
THD <sub>ADC</sub>	ADC Total Harmonic Distortion	_	_	-76	-66.8	dB
SNR <sub>ADC</sub>	ADC Signal to Noise Ratio	_	61.9	68	_	dB
SNDR <sub>ADC</sub>	ADC Signal to Noise Plus Distortion Ratio	_	61.7	67	_	dB
ERR <sub>GAIN_ADC</sub>	ADC Gain Error	_	-0.5	_	0.5	% FS <sub>ADC</sub>
ERR <sub>OFFSET_ADC</sub>	ADC Offset Error	_	-2	_	2	LSB
C <sub>IN_ADC</sub>	ADC Input Equivalent Capacitance	_	_	2	_	pF

## Notes:

- 1. ADC is available in select speed grades. See Ordering Information.
- 2. Not tested; guaranteed by design.
- 3. ADC Sample Clock cycles. See ADC User Guide for Nexus Platform (FPGA-TN-02129) for more details.
- 4. Internal voltage reference is only for internal testing purpose. It is not recommended for customer design. User should always use the part with external reference voltage.



## 4.23. Comparator Block Characteristics

Table 4.39. Comparator Specifications<sup>1</sup>

Symbol	Description	Min	Тур	Max	Unit
f <sub>IN_COMP</sub>	Comparator Input Frequency	ı	ı	10	MHz
V <sub>IN_COMP</sub>	Comparator Input Voltage	0	-	V <sub>CCADC18</sub>	V
V <sub>OFFSET_COMP</sub>	Comparator Input Offset	-23	_	24	mV
V <sub>HYST_COMP</sub>	Comparator Input Hysteresis	10	_	31	mV
V <sub>LATENCY_COMP</sub>	Comparator Latency	_	_	31	ns

#### Note:

## 4.24. Digital Temperature Readout Characteristics

Digital temperature Readout (DTR) is implemented in one of the channels of ADC1.

Table 4.40. DTR Specifications<sup>1, 2</sup>

Symbol	Description	Condition	Min	Тур	Max	Unit
DTR <sub>RANGE</sub>	DTR Detect Temperature Range	_	-40	_	100	°C
DTR <sub>ACCURACY</sub>	DTR Accuracy	with external voltage <sup>1</sup> reference range of 1.0 V to 1.8 V	-13	±4	13	°C
DTR <sub>RESOLUTION</sub>	DTR Resolution	with external voltage reference	-0.3	_	0.3	°C

#### Notes:

### 4.25. Hardened PCIe Characteristics

### 4.25.1. PCle (2.5 Gbps)

### **Table 4.41. PCIe (2.5 Gbps)**

Symbol	Description	Condition	Min.	Тур.	Max.	Unit			
Transmitter <sup>1</sup>	Transmitter <sup>1</sup>								
UI	Unit Interval	_	399.88	400	400.12	ps			
$BW_{TX}$	Tx PLL bandwidth	_	1.5	_	22	MHz			
V <sub>TX-DIFF-PP</sub>	Differential p-p Tx voltage swing	_	0.8	_	1.2	Vp-p			
V <sub>TX-DIFF-PP-LOW</sub>	Low power differential p-p Tx voltage swing	_	0.4	_	1.2	Vp-p			
V <sub>TX-DE-RATIO-3.5dB</sub>	Tx de-emphasis level ratio at 3.5 dB	_	3	_	4	dB			
T <sub>TX-RISE-FALL</sub>	Transmitter rise and fall time	_	0.125	_	_	UI			
T <sub>TX-EYE</sub>	Transmitter Eye, including all jitter sources	_	0.75	_	_	UI			
T <sub>TX</sub> -EYE-MEDIAN-to-MAX- JITTER	Max. time between jitter median and max deviation from the median	_	_	_	0.125	UI			

<sup>1.</sup> Comparator is available in select speed grades. See Ordering Information.

External voltage reference (VREF) should be 0.1% accurate or better. DTR sensitivity to VREF is -4.1 °C per VREF per-cent (for example, if the VREF is 1 % low, then the DTR will read +4.1 °C high).

<sup>2.</sup> DTR is available in select speed grades. See the Ordering Information section.



Symbol	Description	Condition	Min.	Тур.	Max.	Unit
RL <sub>TX-DIFF</sub>	Tx Differential Return Loss, including pkg and silicon	_	10	_	_	dB
RL <sub>TX-CM</sub>	Tx Common Mode Return Loss, including pkg and silicon	50 MHz < freq < 2.5 GHz	6	_	_	dB
$Z_{TX\text{-DIFF-DC}}$	DC differential Impedance	_	80	_	120	Ω
V <sub>TX-CM-AC-P</sub>	Tx AC peak common mode voltage, RMS	_	_	_	20	mV, RMS
I <sub>TX-SHORT</sub>	Transmitter short-circuit current	_	_	_	90	mA
$V_{TX\text{-}DC\text{-}CM}$	Transmitter DC common-mode voltage	_	0	_	1.2	V
V <sub>TX-IDLE-DIFF-AC-p</sub>	Electrical Idle Output peak voltage	_	_	_	20	mV
V <sub>TX-RCV-DETECT</sub>	Voltage change allowed during Receiver Detect	_	_	_	600	mV
T <sub>TX-IDLE-MIN</sub>	Min. time in Electrical Idle	_	20	_	_	ns
T <sub>TX-IDLE-SET-TO-IDLE</sub>	Max. time from El Order Set to valid Electrical Idle	_	_	_	8	ns
T <sub>TX-IDLE-TO-DIFF-DATA</sub>	Max. time from Electrical Idle to valid differential output	_	_	_	8	ns
L <sub>TX-SKEW</sub>	Lane-to-Lane output skew	_	_	_	500 ps + 2 UI	ps
Receiver <sup>2</sup>						
UI	Unit Interval	_	399.88	400	400.12	ps
V <sub>RX-DIFF-PP</sub>	Differential Rx peak-peak voltage	_	0.175	_	1.2	Vp-p
T <sub>RX-EYE</sub> <sup>3</sup>	Receiver eye opening time	_	0.4	_	_	UI
T <sub>RX-EYE-MEDIAN-to-MAX-</sub>	Max time delta between median and deviation from median	-	_	_	0.3	UI
RL <sub>RX-DIFF</sub>	Receiver differential Return Loss, package plus silicon	_	10	_	_	dB
RL <sub>RX-CM</sub>	Receiver common mode Return Loss, package plus silicon	_	6	_	_	dB
Z <sub>RX-DC</sub>	Receiver DC single ended impedance	_	40	_	60	Ω
Z <sub>RX-DIFF-DC</sub>	Receiver DC differential impedance	_	80	_	120	Ω
Z <sub>RX-HIGH-IMP-DC</sub>	Receiver DC single ended impedance when powered down	-	200k	_	_	Ω
V <sub>RX-CM-AC-P</sub> <sup>3</sup>	Rx AC peak common mode voltage	_	_	_	150	mV, peak
V <sub>RX-IDLE-DET-DIFF-PP</sub>	Electrical Idle Detect Threshold	_	65	_	175	mVp-p
L <sub>RX-SKEW</sub>	Receiver –lane-lane skew	_	_		20	ps

#### Notes:

- 1. Refer to PCI Express Base Specification Revision 3.0 Table 4.18 test condition and requirement for respective parameters.
- 2. Refer to PCI Express Base Specification Revision 3.0 Table 4.24 test condition and requirement for respective parameters.
- 3. Spec compliant requirement.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

© 2025 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.



# 4.25.2. PCIe (5 Gbps)

## Table 4.42. PCIe (5 Gbps)

Symbol	Description	Test Conditions	Min	Тур	Max	Unit
Transmit <sup>1</sup>	•					
UI	Unit Interval	_	199.94	200	200.06	ps
B <sub>WTX-PKG-PLL1</sub>	Tx PLL bandwidth corresponding to PKG <sub>TX-PLL1</sub>	_	8	_	16	MHz
B <sub>WTX-PKG-PLL2</sub>	Tx PLL bandwidth corresponding to PKG <sub>TX-PLL2</sub>	_	5	_	16	MHz
P <sub>KGTX-PLL1</sub>	Tx PLL Peaking corresponding to PKG <sub>TX-PLL1</sub>	_	_	_	3	dB
P <sub>KGTX-PLL2</sub>	Tx PLL Peaking corresponding to PKG <sub>TX-PLL2</sub>	_	_	_	1	dB
V <sub>TX-DIFF-PP</sub>	Differential p-p Tx voltage swing	_	0.8	_	1.2	V, p-p
V <sub>TX-DIFF-PP-LOW</sub>	Low power differential p-p Tx voltage swing	_	0.4	_	1.2	V, p-p
V <sub>TX-DE-RATIO-3.5dB</sub>	Tx de-emphasis level ratio at 3.5 dB	_	3	_	4	dB
V <sub>TX-DE-RATIO-6dB</sub>	Tx de-emphasis level ratio at 6 dB	_	5.5	-	6.5	dB
T <sub>MIN-PULSE</sub>	Instantaneous lone pulse width	_	0.9	_	_	UI
T <sub>TX-RISE-FALL</sub>	Transmitter rise and fall time	_	0.15	_	_	UI
T <sub>TX-EYE</sub>	Transmitter Eye, including all jitter sources	_	0.75	_	_	UI
T <sub>TX-DJ</sub>	Tx deterministic jitter > 1.5 MHz	_	-	_	0.15	UI
T <sub>TX-RJ</sub>	Tx RMS jitter < 1.5 MHz	_	_	-	3	ps, RMS
T <sub>RF-MISMATCH</sub>	Tx rise/fall time mismatch	_	_	_	0.1	U
R <sub>LTX-DIFF</sub>	Tx Differential Return Loss, including package and silicon	50 MHz < freq < 1.25 GHz 1.25 GHz < freq < 2.5 GHz	10 8		_	dB dB
R <sub>LTX-CM</sub>	Tx Common Mode Return Loss, including package and silicon	50 MHz < freq < 2.5 GHz	6	_	_	dB
Z <sub>TX-DIFF-DC</sub>	DC differential Impedance	_	_	_	120	Ω
V <sub>TX-CM-AC-PP</sub>	Tx AC peak common mode voltage, peak-peak	_	_	_	150	mV, p-p
I <sub>TX-SHORT</sub>	Transmitter short-circuit current	_	_	_	90	mA
V <sub>TX-DC-CM</sub>	Transmitter DC common-mode voltage	_	0	_	1.2	V
V <sub>TX-IDLE-DIFF-DC</sub>	Electrical Idle Output DC voltage	_	0	_	5	mV
V <sub>TX-IDLE-DIFF-AC-p</sub>	Electrical Idle Differential Output peak voltage	_	_	_	20	mV
V <sub>TX-RCV-DETECT</sub>	Voltage change allowed during Receiver Detect	_	_	_	600	mV
T <sub>TX-IDLE-MIN</sub>	Min. time in Electrical Idle	_	20	_	_	ns
T <sub>TX-IDLE-SET-TO-IDLE</sub>	Max. time from EI Order Set to valid Electrical Idle	_	_	_	8	ns
T <sub>TX-IDLE-TO-DIFF-DATA</sub>	Max. time from Electrical Idle to valid differential output	_	_	_	8	ns



Symbol	Description	Test Conditions	Min	Тур	Max	Unit		
Receive <sup>2</sup>								
L <sub>TX-SKEW</sub>	Lane-to-Lane output skew	_	_	_	500 + 4 UI	ps		
UI	Unit Interval	_	199.94	200	200.06	ps		
V <sub>RX-DIFF-PP</sub>	Differential Rx peak-peak voltage	_	0.34 <sup>3</sup>	_	1.2	V, p-p		
T <sub>RX-RJ-RMS</sub>	Receiver random jitter tolerance (RMS)	1.5 MHz – 100 MHz Random noise	_	_	4.2	ps, RMS		
T <sub>RX-DJ</sub>	Receiver deterministic jitter tolerance	_	_	_	88	ps		
D	Receiver differential Return	50 MHz < freq < 1.25 GHz	10	_	_	dB		
R <sub>LRX-DIFF</sub>	Loss, package plus silicon	1.25 GHz < freq < 2.5 GHz	8	_	_	dB		
R <sub>LRX-CM</sub>	Receiver common mode Return Loss, package plus silicon	_	6	_	_	dB		
Z <sub>RX-DC</sub>	Receiver DC single ended impedance	_	40	_	60	Ω		
Z <sub>RX-HIGH-IMP-DC</sub>	Receiver DC single ended impedance when powered down	_	200K	_	_	Ω		
V <sub>RX-CM-AC-P</sub> <sup>3</sup>	Rx AC peak common mode voltage	_	_	_	150	mV, peak		
V <sub>RX-IDLE-DET-DIFF-PP</sub>	Electrical Idle Detect Threshold	_	65	_	175³	mv, pp		
L <sub>RX-SKEW</sub>	Receiver –lane-lane skew	_	_	_	8	ns		

#### Notes:

- 1. Refer to PCI Express Base Specification Revision 3.0 Table 4.18 test condition and requirement for respective parameters.
- 2. Refer to PCI Express Base Specification Revision 3.0 Table 4.24 test condition and requirement for respective parameters.
- 3. Spec compliant requirement.

## 4.26. Hardened SGMII Receiver Characteristics

## 4.26.1. SGMII Rx Specifications

Over recommended operating conditions.

Table 4.43. SGMII Rx

Symbol	Description	Test Conditions	Min	Тур	Max	Unit
$f_{DATA}$	SGMII Data Rate	_	_	1250	_	MHz
f <sub>REFCLK</sub>	SGMII Reference Clock Frequency (Data Rate/10)	_	_	125	_	MHz
J <sub>TOL_Dj</sub>	Jitter Tolerance, Deterministic	Periodic jitter < 300 kHz	_	_	0.11	UI
J <sub>TOL_Tj</sub>	Jitter Tolerance, Total	Periodic jitter < 300 kHz	_	_	0.31	UI
Δf/f	Data Rate and Reference Clock Accuracy	_	-300	_	300	ppm

#### Note:

1. J<sub>TOT</sub> can meet the following jitter mask specification: 0 to 3.5 kHz: 10 UI; 3.5 to 700 kHz: log-log slope 10 UI to 0.05 UI; above 700 kHz: 0.05 UI.

© 2025 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



## 4.27. sysCONFIG Port Timing Specifications

Over recommended operating conditions.

**Table 4.44. sysCONFIG Port Timing Specifications** 

Symbol	Parameter	Device	Min	Тур.	Max	Unit
POR Timing						
t <sub>MSPI_INH</sub>	Time during POR, from V <sub>CC</sub> , V <sub>CCAUX</sub> , V <sub>CCIOO</sub> or V <sub>CCIO1</sub> (whichever is the last) pass POR trip voltage to pull PROGRAMN LOW to prevent entering self-download mode	_	_	ı	1	μs
PROGRAMN Co	onfiguration Timing					
t <sub>PROGRAMN_L</sub>	PROGRAMN LOW pulse accepted	_	50	_	_	ns
t <sub>PROGRAMN_H</sub>	PROGRAMN LOW pulse accepted	_	60	_	_	ns
t <sub>PROGRAMN_RJ</sub>	PROGRAMN LOW pulse rejected	_	_	_	25	ns
t <sub>INIT_LOW</sub>	PROGRAMN LOW to INITN LOW	_	_	_	100	ns
t <sub>INIT_HIGH</sub>	PROGRAMN LOW to INITN HIGH	_	_	_	50	μs
t <sub>DONE_LOW</sub>	PROGRAMN LOW to DONE LOW	55			μs	
t <sub>DONE_HIGH</sub>	PROGRAMN HIGH to DONE HIGH	2				S
t <sub>IODISS</sub>	PROGRAMN LOW to I/O Disabled	_	_	-	125	ns




Figure 4.14. PROGRAMN Timing






Figure 4.15. Configuration Error Notification

## 4.28. JTAG Port Timing Specifications

Over recommended operating conditions.


**Table 4.45. JTAG Port Timing Specifications** 

Symbol	Parameter	Min	Тур.	Max	Units
f <sub>MAX</sub>	TCK clock frequency	_	_	25	MHz
t <sub>BTCPH</sub>	TCK clock pulse width high	20	_	_	ns
t <sub>BTCPL</sub>	TCK clock pulse width low	20	_	_	ns
t <sub>BTS</sub>	TCK TAP setup time	5	_	_	ns
t <sub>BTH</sub>	TCK TAP hold time	5	_	_	ns
t <sub>BTRF</sub>	TAP controller TDO rise/fall time <sup>1</sup>	1000	_	_	mV/ns
t <sub>BTCO</sub>	TAP controller falling edge of clock to valid output	_	_	14	ns
t <sub>BTCODIS</sub>	TAP controller falling edge of clock to valid disable	_	_	14	ns
t <sub>BTCOEN</sub>	TAP controller falling edge of clock to valid enable	_	_	14	ns
t <sub>BTCRS</sub>	BSCAN test capture register setup time	8	_	_	ns
t <sub>BTCRH</sub>	BSCAN test capture register hold time	25	_	_	ns
t <sub>BUTCO</sub>	BSCAN test update register, falling edge of clock to valid output	_	_	25	ns
t <sub>BTUODIS</sub>	BSCAN test update register, falling edge of clock to valid disable — — 25				
t <sub>BTUPOEN</sub>	BSCAN test update register, falling edge of clock to valid enable	_	_	25	ns

#### Note:

1. Based on default I/O setting of slow slew rate.






**Figure 4.16. JTAG Port Timing Waveforms** 

## 4.29. Switching Test Conditions

Figure 4.17 shows the output test load that is used for AC testing. The specific values for resistance, capacitance, voltage, and other test conditions are listed in Table 4.46.



\*CL Includes Test Fixture and Probe Capacitance

Figure 4.17. Output Test Load, LVTTL and LVCMOS Standards

© 2025 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



## Table 4.46. Test Fixture Required Components, Non-Terminated Interfaces<sup>1</sup>

Test Condition	R <sub>1</sub>	R <sub>2</sub>	C <sub>L</sub>	Timing Ref.	V <sub>T</sub>
				LVCMOS 3.3 = 1.5 V	_
				LVCMOS 2.5 = V <sub>CCIO</sub> /2	_
LVTTL and other LVCMOS settings (L $\geq$ H, H $\geq$ L)	$\infty$	$\infty$	0 pF	LVCMOS 1.8 = V <sub>CCIO</sub> /2	_
				LVCMOS 1.5 = V <sub>CCIO</sub> /2	_
				LVCMOS 1.2 = V <sub>CCIO</sub> /2	_
LVCMOS 2.5 I/O (Z ≥ H)	$\infty$	1 ΜΩ	0 pF	V <sub>CCIO</sub> /2	_
LVCMOS 2.5 I/O (Z ≥ L)	1 ΜΩ	8	0 pF	V <sub>CCIO</sub> /2	V <sub>CCIO</sub>
LVCMOS 2.5 I/O (H ≥ Z)	$\infty$	100	0 pF	V <sub>OH</sub> - 0.10	_
LVCMOS 2.5 I/O (L ≥ Z)	100	$\infty$	0 pF	V <sub>OL</sub> + 0.10	V <sub>CCIO</sub>

#### Note:

<sup>1.</sup> Output test conditions for all other interfaces are determined by the respective standards.



# 5. Pinout Information

# 5.1. Signal Descriptions

**Table 5.1. Signal Description** 

Signal Name	Bank	Туре	Description
Power and GND		176-	
V <sub>SS</sub>		GND	Ground for internal FPGA logic and I/O
V <sub>SSSD</sub>		GND	Ground for the SERDES block.
V <sub>SSADC</sub>	_	GND	Ground for the ADC block.
V <sub>CC</sub> , V <sub>CCECLK</sub>		Power	Power supply pins for core logic. V <sub>CC</sub> is connected to 1.0 V (nom.)
vcc, vccecik		1000	supply voltage. Power On Reset (POR) monitors this supply voltage.
V <sub>CCAUXA</sub>	_	Power	Auxiliary power supply pin for internal analog circuitry. This supply is connected to 1.8 V (nom.) supply voltage. POR monitors this supply voltage.
V <sub>CCAUX</sub>	_	Power	Auxiliary power supply pin for I/O Bank 0, Bank 1, Bank 2, Bank 3, Bank 4, Bank 7, Bank 8 and Bank 9. This supply is connected to 1.8 V (nom.) supply voltage, and is used for generating stable drive current for the I/O.
Vccauxhx	_	Power	Auxiliary power supply pin for I/O Bank 5 and Bank 6. This supply is connected to 1.8 V (nom.) supply voltage, and is used for generating stable current for the differential input comparators.
V <sub>CCIOx</sub>	0-9, 11	Power	Power supply pins for I/O bank x. For LFMXO5-15D: Bank 1, 2: 3.3 V Only Banks 0, 3, 4, 7, 8, 9: 1.2 V, 1.35 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V Banks 5, 6: 1.0 V, 1.2 V, 1.35 V, 1.5 V, 1.8 V For LFMXO5-55TD and LFMXO5-55TDQ: Bank 0, 7: 3.3 V Only Banks 1, 2, 6,: 1.2 V, 1.35 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V Banks 3, 4, 5: 1.0 V, 1.2 V, 1.35 V, 1.5 V, 1.8 V. LFMXO5-20TD, LFMXO5-20TDQ, LFMXO5-30TD and LFMXO5-30TDQ: Bank 1, 2: 3.3 V only Banks 0, 3, 4, 7, 8, 9, 11: 1.2 V, 1.35 V, 1.5 V, 1.8 V, 2.5 V, and 3.3 V Banks 5, 6: 1.0 V, 1.2 V, 1.35 V, and 1.8 V There are dedicated and shared configuration pins as follows: for LFMXO5-15D, LFMXO5-20TD, LFMXO5-20TDQ, LFMXO5-30TD and LFMXO5-30TDQ in banks 1 and 2; for LFMXO5-55TD and LFMXO5-55TDQ, in banks 0, 1 and 7. POR monitors these banks supply voltages.
V <sub>CCADC18</sub>	_	Power	1.8 V (nom.) power supply for the ADC block.
V <sub>CCSDx</sub>		Power	1.0 V (nom.) power supply for the SERDES block.
V <sub>CCSDCK</sub>	_	Power	1.0 V (nom.) power supply for SERDES clock buffer.
V <sub>CCPLLSDx</sub>	_	Power	1.8 V (nom.) power supply for the PLL in the SERDES block.
V <sub>CCAUXSDQx</sub>	_	Power	1.8 V (nom.) auxiliary power supply for the SERDES block.
Dedicated Pins		1	
Dedicated Configuration	I/O Pin		
JTAG_EN	2	Input	LVCMOS input pin.  This pin is not applicable to LFMXO5-55TD and LFMXO5-55TDQ. This input selects the JTAG shared GPIO to be used for JTAG.  0 = GPIO 1 = JTAG

© 2025 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Signal Name	Bank	Туре	Description
PROGRAMN	0/1	Input	Input pin with internal weak pull-up. On Bank 0 for LFMXO5-55TD and LFMXO5-55TDQ. On Bank 1 for LFMXO5-15D, LFMXO5-20TD, LFMXO5-20TDQ, LFMXO5-30TD, and LFMXO5-30TDQ.
INITN	0/1	Bir-Dir	Bidirectional open-drain control pin. On Bank 0 for LFMXO5-55TD and LFMXO5-55TDQ. On Bank 1 for LFMXO5-15D, LFMXO5-20TD, LFMXO5-20TDQ, LFMXO5-30TD, and LFMXO5-30TDQ.
DONE	0/1	Bir-Dir	Bi-directional open drain with an internal weak pull-up. On Bank 0 for LFMXO5-55TD and LFMXO5-55TDQ. On Bank 1 for LFMXO5-15D, LFMXO5-20TD, LFMXO5-20TDQ, LFMXO5-30TD, and LFMXO5-30TDQ.
Dedicated ADC I/O Pins			
ADC_REF[0, 1]	_	Input	ADC reference voltage, for each of the 2 ADC converters. If not used, tie to ground.
ADC_DP/N[0, 1]	_	Input	Dedicated ADC input pairs, for each of the 2 ADC converters. If not used, tie to ground.
Misc Pins			
NC	_	_	No connect.
RESERVED	_	_	This pin is reserved and should not be connected to anything on the board.
General Purpose I/O Pins			
P[T/B/L/R] [Number]_[A/B]	Top, Bottom, Left, Right	Input, Output, Bi-Dir	Programmable User I/O: $[T/B/L/R]$ indicates the package pin/ball is in T (Top), B (Bottom), L (Left), or R (Right) edge of the device. [Number] identifies the PIO [A/B] pair. [A/B] shows the package pin/ball is A or B signal in the pair. PIO A and PIO B are grouped as a pair. Each A/B pair in the bottom banks supports true differential input and output buffers. When configured as differential input, differential termination of $100~\Omega$ can be selected. Each A/B pair in the top, left and right banks does not support true differential input or output buffer. It supports all single-ended inputs and outputs, and can be used for emulated differential output buffer. Some of these user-programmable I/O are used during configuration, depending on the configuration mode. You need to make appropriate connection on the board to isolate the 2 different functions before/after configuration. Some of these user-programmable I/O are shared with special function pins. These pins, when not used as special purpose pins, can be programmed as I/O for user logic. During configuration the user-programmable I/O are tri-stated with an internal weak pull-down resistor enabled. If any pin is not used (or not bonded to a package pin), it is tri-stated and default to have weak pull-down enabled after configuration.

### Shared User GPIO Pins1, 2, 3, 4

- 1. Shared User GPIO pins are pins that can be used as GPIO, or functional pins that connect directly to specific functional blocks, when device enters into User Mode.
- 2. Declaring on assigning the pin as GPIO or specific functional pin is done by configuration bitstream, except JTAG pins.
- LFMXO5-15D/LFMXO5-20TD/LFMXO5-20TDQ/LFMXO5-30TD/LFMXO5-30TDQ JTAG pins are controlled by JTAG\_EN signal. When JTAG\_EN = 1, the pins are used for JTAG interface. When JTAG\_EN = 0, the pins are used as GPIO.
- Refer to package pin file.



Signal Name	Bank	Туре	Description
			//XO5-20TDQ/LFMXO5-30TD/LFMXO5-30TDQ)
Shared Trial (For El Wixes	130/ [1107.0.		User Mode:
PRxxx/TDO	Right	Input, Output,	PRxxx: GPIO
FRAXX/TDO	Rigit	Bi-Dir	TDO: When JTAG_EN = 1, used as TDO signal for JTAG
DD::::::/TDI	Di-l-t	Input,	User Mode:
PRxxx/TDI	Right	Output, Bi-Dir	PRXXX: GPIO
			TDI: When JTAG_EN = 1, used as TDI signal for JTAG
DD: www./TNAC	Di-l-t	Input,	User Mode:
PRxxx/TMS	Right	Output, Bi-Dir	PRXXX: GPIO
			TMS: When JTAG_EN = 1, used as TMS signal for JTAG
DD/TCV	Diaba	Input,	User Mode:
PRxxx/TCK	Right	Output, Bi-Dir	PRXXX: GPIO
			TCK: When JTAG_EN = 1, used as TCK signal for JTAG
Shared JTAG Pins (For LFMXO5	-55TD and LFI	VIXO5-55TL	T
		Input,	Provision Mode:
PLxxx/IF_TDO	Left	Output,	IF_TDO: used as TDO signal for JTAG
. –		Bi-Dir	User Mode:
			PLxxx: GPIO
		Input,	Provision Mode:
PLxxx/IF_TDI	Left	Output, Bi-Dir	IF_TDI: used as TDI signal for JTAG
· <del>-</del>			User Mode:
			PLxxx: GPIO
		Input,	Provision Mode:
PLxxx/IF_TMS	Left	Output, Bi-Dir	IF_TMS: used as TMS signal for JTAG
			User Mode:
			PLxxx: GPIO
		Input,	Provision Mode:
PLxxx/IF_TCK	Left	Output,	IF_TCK: used as TCK signal for JTAG
. –		Bi-Dir	User Mode:
			PLxxx: GPIO
Shared SSPI Pins (For LFMXO5-	55TD/Q)	I	
		Input,	Provision Mode:
PLxxx/CSN	Left	Output,	CSN: SSPI chip-select signal
,		Bi-Dir	User Mode:
			PLxxx: GPIO
		Input,	Provision Mode:
PLxxx/MCLK	Left	Output,	MCLK: SSPI clock
•		Bi-Dir	User Mode:
			PLxxx: GPIO
		Input,	Provision Mode:
PLxxx/MISO	Left	Output,	MISO: SSPI MISO signal
•		Bi-Dir	User Mode:
			PLxxx: GPIO
		Input,	Provision Mode:
PLxxx/MOSI	Left	Output,	MISO: SSPI MOSI signal
		Bi-Dir	User Mode:
Chanal MCD5			PLxxx: GPIO
Shared MODE pins	1	I	
PRxxx/MODE		Input,	Provision Mode:
(For LFMXO5-	Right	Output,	MODE: MODE signal to select normal or provision mode
15D/20TD/20TDQ/30TD/30TDQ)		Bi-Dir	User Mode:
			PRxxx: GPIO



Signal Name	Bank	Туре	Description
PLxxx/MODE[2:0] (For LFMXO5-55TD/Q)	Left	Input, Output, Bi-Dir	Provision Mode:  MODE[0]: Select CUA or CUT image during boot up or reboot  MODE[1]: Select normal or provision mode during boot up or reboot  MODE[2]: Select JTAG or SSPI provisioning  User Mode:
Shared CLOCK Pin <sup>1</sup>			PLxxx: GPIO
Some PCLK pins can also b     Nexus Platform (FPGA-TN-		LL reference	e clock input pin. Refer to sysCLOCK PLL/DLL Design and User Guide for
PBxxx/PCLK[T,C][X-Y]_ [0-3]/yyyy	Bottom	Input, Output, Bi-Dir	User Mode: PBxxx: GPIO PCLK: Primary Clock or GPLL Refclk signal [T,C] = True/Complement when using differential signaling [0-3] Up to 4 signals in the bank yyyy: Other possible selectable specific functional
PTxxx/PCLKT[0,1]_[ X-Y]/yyyy	Тор	Input, Output, Bi-Dir	User Mode: PTxxx: GPIO PCLKT: Primary Clock or GPLL Refclk signal (Only Single Ended) [0-1] Up to 2 signals in the bank yyyy: Other possible selectable specific functional
PRxxx/PCLKT[X-Y]_[0-2]/yyyy	Right	Input, Output, Bi-Dir	User Mode: PRxxx: GPIO PCLKT: Primary Clock or GPLL Refclk signal (Only Single Ended) [0-2] Up to 3 signals in the bank yyyy: Other possible selectable specific functional
PLxxx/PCLKT[X-Y]_[0-2]/yyyy	Left	Input, Output, Bi-Dir	User Mode: PLxxx: GPIO PCLKT: Primary Clock or GPLL Refclk signal (Only Single Ended) [0-2] Up to 3 signals in the bank yyyy: Other possible selectable specific functional
PBxxx/LRC_GPLL[T,C]_IN/yyyy	Bottom	Input, Output, Bi-Dir	User Mode: PBxxx: GPIO LRC_GPLL: Lower Right GPLL Refclk signal (PLLCK) [T,C] = True/Complement when using differential signaling yyyy: Other possible selectable specific functional
PLxxx/ULC_GPLLT_IN/yyyy	Left	Input, Output, Bi-Dir	User Mode: PLxxx: GPIO ULC_GPLL: Upper Left GPLL Refclk signal (Only Single Ended) (PLLCK) yyyy: Other possible selectable specific functional
Shared VREF Pins			
PBxxx/VREF[5,6]_[1-2]/yyyy	Bottom	Input, Output,	User Mode: PBxxx: GPIO VREF: Reference Voltage for DDR memory function

[1-2] Up to VREFs for each bank

yyyy: Other possible selectable specific functional

Bi-Dir



Signal Name	Bank	Туре	Description		
Shared ADC Pins					
		Input,	User Mode:		
			PBxxx: GPIO		
PBxxx/ADC_C[P,N]nn/yyyy	Bottom		ADC_C: ADC Channel Inputs		
PBXXX/ADC_C[P,N]IIII/yyyy	Вошот	Output, Bi-Dir	[P,N] = Positive or Negative Input		
		Di Dii	nn = ADC Channel number (0 – 15)		
			yyyy: Other possible selectable specific functional		
Shared Comparator Pins					
	Bottom		User Mode:		
		Laurent	PBxxx: GPIO		
DD:::::/COMP[4 3][D N]/:::::		Input, Output, Bi-Dir	COMP: Differential Comparator Input		
PBxxx/COMP[1-3][P,N]/yyyy			[P,N] = Positive or Negative Input		
			[1-3] = Input to Comparators 1-3		
			yyyy: Other possible selectable specific functional		
Shared SGMII Pins					
			User Mode:		
		Input, Output, Bi-Dir	PBxxx: GPIO		
PBxxx/SGMII_RX[P,N][0-	Bottom		SGMII_RX: Differential SGMII RX Inputs		
1]/уууу			[P,N] = Positive or Negative Input		
			[0-1] = Input to SGMII RX0 or RX1		
			yyyy: Other possible selectable specific functional		

Note: Not all signals are available as external pins in all packages. Refer to the Pinout List file for various package details.



## 5.2. Pin Information Summary

Table 5.2. Pin Information Summary of LFMXO5-15D, LFMXO5-55TD, and LFMXO5-55TDQ

Pin		LFMX	LFMXO5-55TD and LFMXO5-55TDQ	
		BBG256	BBG400	BBG400
User I/O Pins				
	Bank 0	24	40	15
	Bank 1	29	33	39
	Bank 2	23	31	32
	Bank 3	16	32	48
General Purpose	Bank 4	12	24	48
Inputs/Outputs per Bank	Bank 5	20	24	36
	Bank 6	20	24	32
	Bank 7	12	24	38
	Bank 8	16	32	0
	Bank 9	24	32	0
Total Single-Ended User I/	O	196	296	288
	Bank 0	12	20	7
	Bank 1	16	18	19
	Bank 2	11	15	16
	Bank 3	8	16	24
Differential Input/	Bank 4	6	12	24
Output Pairs	Bank 5	10	12	18
	Bank 6	10	12	16
	Bank 7	6	12	19
	Bank 8	8	16	0
	Bank 9	12	16	0
Total Differential I/O		99	149	143
Power Pins				•
V <sub>CC</sub> , V <sub>CCECLK</sub>		4	6	10
Vccauxa		2	2	1
Vccaux		2	3	2
V <sub>CCAUXHx</sub>		2	2	3
$V_{\text{CCAUXSDQx}}$		0	0	1
	Bank 0	2	3	1
	Bank 1	2	3	2
	Bank 2	2	2	1
	Bank 3	1	2	3
Vccio	Bank 4	1	2	3
VCCIO	Bank 5	2	2	2
	Bank 6	2	2	1
	Bank 7	1	2	2
	Bank 8	1	2	0
	Bank 9	2	2	0
$V_{CCSDx}$		0	0	3
V <sub>CCPLLSDx</sub>		0	0	2
V <sub>CCADC18</sub>		1	1	1
Total Power Pins		27	36	38



Pin —		LFMX	LFMXO5-55TD and LFMXO5-55TDQ	
		BBG256	BBG400	BBG400
GND Pins				
Vss		22	30	23
V <sub>SSADC</sub>		1	1	1
V <sub>SSSDQ</sub>		0	0	22
V <sub>SSR</sub>		_	_	1
Total GND Pins		23	31	47
Dedicated Pins				
Dedicated ADC Channels	(pairs)	2	2	2
Dedicated ADC Reference	e Voltage Pins	2	2	2
Dedicated SERDES Pins		0	0	18
Dedicated Misc Pins				
JTAG_EN		1	1	0
PROGRAMN		1	1	1
INITN		1	1	1
DONE		1	1	1
NC		0	27	0
RESERVED		0	0	0
Total Dedicated Pins		10	37	27
Shared Pins		-	-	
	Bank 0	0	0	0
	Bank 1	0	0	0
	Bank 2	1	1	0
	Bank 3	0	0	0
Charad Configuration	Bank 4	0	0	0
Shared Configuration Pins	Bank 5	0	0	0
5	Bank 6	0	0	0
	Bank 7	0	0	7
	Bank 8	0	0	0
	Bank 9	0	0	0
	Bank 0	0	0	0
	Bank 1	0	0	0
	Bank 2	4	4	0
	Bank 3	0	0	0
Shared JTAG Pins	Bank 4 Bank 5	0	0 0	0 0
	Bank 6	0	0	0
				4
	Bank 7	0 0	0 0	0
	Bank 8			
	Bank 9 Bank 0	0	0 2	0 0
	_	2	2	3
	Bank 1 Bank 2	3	3	3
				8
	Bank 3	2	2	
Shared PCLK Pins	Bank 4	2	2	8
	Bank 5	8	8	8 3
	Bank 6	8	8	
	Bank 7	2	2	3
	Bank 8	2	2	0
	Bank 9	0	3	0



		LFMXO	5-15D	LFMXO5-55TD and LFMXO5-55TDQ
Pin		BBG256	BBG400	BBG400
	Bank 0	0	0	0
	Bank 1	0	0	2
	Bank 2	0	0	0
	Bank 3	0	0	2
Charad CDII Dina	Bank 4	0	0	0
Shared GPLL Pins	Bank 5	2	2	2
	Bank 6	0	0	0
	Bank 7	0	0	0
	Bank 8	0	0	0
	Bank 9	1	1	0
	Bank 0	0	0	0
	Bank 1	0	0	0
	Bank 2	0	0	0
	Bank 3	0	0	2
Charad VDEE Dire	Bank 4	0	0	2
Shared VREF Pins	Bank 5	2	2	2
	Bank 6	2	2	0
	Bank 7	0	0	0
	Bank 8	0	0	0
	Bank 9	0	0	0
	Bank 0	0	0	0
	Bank 1	0	0	0
	Bank 2	0	0	0
	Bank 3	0	0	8
Shared ADC Channels	Bank 4	0	0	4
(Pairs)	Bank 5	5	7	4
	Bank 6	8	9	0
	Bank 7	0	0	0
	Bank 8	0	0	0
	Bank 9	0	0	0
	Bank 0	0	0	0
	Bank 1	0	0	0
	Bank 2	0	0	0
	Bank 3	0	0	3
Shared Comparator	Bank 4	0	0	0
Channels (Pairs)	Bank 5	3	3	3
	Bank 6	3	3	0
	Bank 7	0	0	0
	Bank 8	0	0	0
	Bank 9	0	0	0
	Bank 0	0	0	0
	Bank 1	0	0	0
	Bank 2	0	0	0
	Bank 3	0	0	0
Shared SGMII Channels	Bank 4	0	0	0
(Pairs)	Bank 5	0	0	2
	Bank 6	2	2	0
	Bank 7	0	0	0
	Bank 8	0	0	0
	Bank 9	0	0	0



Table 5.3. Pin Information Summary of LFMXO5-20TD, LFMXO5-20TDQ, LFMXO5-30TD, and LFMXO5-30TDQ

Pin		LFMXO5-20TD, LFMXO5-20TDQ, LFMXO5-30TD, and LFMXO5-30TDQ					
		BBG256	BBG400	BBG484			
	Bank 0	19	40	40			
	Bank 1	24	36	36			
	Bank 2	21	35	37			
General Purpose Inputs/Outputs per	Bank 3	14	32	38			
	Bank 4	10	28	36			
	Bank 5	14	24	24			
Bank	Bank 6	16	24	24			
	Bank 7	12	29	32			
	Bank 8	13	32	38			
	Bank 9	24	32	40			
	Bank 11	_	_	20			
Total Single-Ended U	L	167	312	365			
Total Single-Lilucu (	Bank 0	9	20	20			
	Bank 1	12	18	18			
	Bank 2	10	17	18			
	Bank 3	7	16	19			
Differential Input/	Bank 4	5	14	18			
Output Pairs	Bank 5	7	12	12			
	Bank 6	8	12	12			
	Bank 7	6	14	16			
	Bank 8	6	16	19			
	Bank 9	12	16	20			
	Bank 11	_	_	10			
Total Differential I/C	)	82	155	182			
Power Pins		<u>.</u>					
V <sub>CC</sub> , V <sub>CCECLK</sub>		12	14	19			
Vccauxa		2	2	2			
V <sub>CCAUX</sub>		2	3	3			
V <sub>CCAUXHx</sub>		2	2	2			
Vccauxsdqx		1	_	1			
	Bank 0	2	3	2			
	Bank 1	2	3	2			
	Bank 2	2	2	2			
	Bank 3	1	2	2			
	Bank 4	1	2	2			
V <sub>CCIO</sub>	Bank 5	2	2	2			
₹ CCIU	Bank 6	2	2	2			
	-						
	Bank 7	1	2	2			
	Bank 8	1	2	2			
	Bank 9	2	2	2			
	Bank 11	-	_	2			
V <sub>CCSDx</sub>		1	_	1			
V <sub>CCPLL_ULC</sub>		1	1	1			
VCCPLLSDx		1	_	1			
V <sub>CCADC18</sub>		1	1	1			



Pin —		LFMXO5-20TD, LFMXO5-20TDQ, LFMXO5-30TD, and LFMXO5-30TDQ					
		BBG256	BBG400	BBG484			
Total Power Pins		39	45	53			
GND Pins							
Vss		28	36	44			
V <sub>SSADC</sub>		0	0	0			
$V_{SSSDQ}$		7	0	7			
Total GND Pins		35	36	51			
<b>Dedicated Pins</b>							
Dedicated ADC Char (pairs)	nnels	2	2	2			
Dedicated ADC Refe Voltage Pins	erence	2	2	2			
Dedicated SERDES F	Pins	8	_	8			
Dedicated Misc Pin	s						
JTAG_EN		1	1	1			
PROGRAMN		1	1	1			
INITN		1	1	1			
DONE		1	1	1			
Total Dedicated Pin	S	18	10	18			
Shared Pins							
	Bank 0	0	0	0			
	Bank 1	0	0	0			
	Bank 2	1	1	1			
	Bank 3	0	0	0			
	Bank 4	0	0	0			
Shared Configuration Pins	Bank 5	0	0	0			
cogaration i iii	Bank 6	0	0	0			
	Bank 7	0	0	0			
	Bank 8	0	0	0			
	Bank 9	0	0	0			
	Bank 11	-	_	0			
	Bank 0	0	0	0			
	Bank 1	0	0	0			
	Bank 2	4	4	4			
	Bank 3	0	0	0			
	Bank 4	0	0	0			
Shared JTAG Pins	Bank 5	0	0	0			
	Bank 6	0	0	0			
	Bank 7	0	0	0			
	Bank 8	0	0	0			
	Bank 9	0	0	0			
	Bank 11	_	_	0			



Din		LFMXO5-20TD, LFMXO5-20TDQ, LFMXO5-30TD, and LFMXO5-30TDQ					
Pin		BBG256	BBG400	BBG484			
	Bank 0	2	2	2			
	Bank 1	2	2	2			
	Bank 2	3	3	3			
	Bank 3	2	2	2			
	Bank 4	2	2	2			
Shared PCLK Pins	Bank 5	8	8	8			
	Bank 6	8	8	8			
	Bank 7	2	2	2			
	Bank 8	2	2	2			
	Bank 9	2	3	3			
	Bank 11	_	1	0			
	Bank 0	0	0	0			
	Bank 1	0	0	0			
	Bank 2	0	0	0			
	Bank 3	0	0	0			
	Bank 4	0	0	0			
Shared GPLL Pins	Bank 5	2	2	2			
	Bank 6	0	0	0			
	Bank 7	0	0	0			
	Bank 8	0	0	0			
	Bank 9	1	1	1			
	Bank 11	_	_	0			
	Bank 0	0	0	0			
	Bank 1	0	0	0			
	Bank 2	0	0	0			
	Bank 3	0	0	2			
	Bank 4	0	0	2			
Shared VREF Pins	Bank 5	2	2	2			
	Bank 6	2	2	0			
	Bank 7	0	0	0			
	Bank 8	0	0	0			
	Bank 9	0	0	0			
	Bank 11	_	_	0			
	Bank 0	0	0	0			
	Bank 1	0	0	0			
	Bank 2	0	0	0			
	Bank 3	0	0	8			
	Bank 4	0	0	4			
Shared ADC Channels (Pairs)	Bank 5	7	5	4			
Chaineis (Falls)	Bank 6	9	8	0			
	Bank 7	0	0	0			
	Bank 8	0	0	0			
	Bank 9	0	0	0			
	Bank 11	_	_	0			




Di-		LFMXO5-20TD, I	FMXO5-20TDQ, LFMXO5-30TD, ar	nd LFMXO5-30TDQ
Pin		BBG256	BBG400	BBG484
	Bank 0	0	0	0
	Bank 1	0	0	0
	Bank 2	0	0	0
	Bank 3	0	0	3
Shared	Bank 4	0	0	0
Comparator	Bank 5	3	3	3
Channels (Pairs)	Bank 6	3	3	0
	Bank 7	0	0	0
	Bank 8	0	0	0
	Bank 9	0	0	0
	Bank 11	_	_	0
	Bank 0	0	0	0
	Bank 1	0	0	0
	Bank 2	0	0	0
	Bank 3	0	0	0
	Bank 4	0	0	0
Shared SGMII Channels (Pairs)	Bank 5	0	0	2
Criainieis (Pairs)	Bank 6	2	2	0
	Bank 7	0	0	0
	Bank 8	0	0	0
	Bank 9	0	0	0
	Bank 11	_	_	0



## 6. Ordering Information

Lattice Semiconductor provides a wide variety of services for its products including custom marking, factory programming, known good die, and application specific testing. Contact your local sales representatives for more details.

### 6.1. Part Number Description





## 6.2. Ordering Part Numbers

MachXO5-NX devices have either of the top-side markings as shown in the examples below.



Figure 6.1. Top Marking Diagram

### 6.2.1. Commercial

Part Number	Speed	Pins	Temp.	Logic Cells (k)
LFMXO5-15D-8BBG256C	-8	256	Commercial	14
LFMXO5-15D-9BBG256C	<b>-9</b>	256	Commercial	14
LFMXO5-15D-8BBG400C	-8	400	Commercial	14
LFMXO5-15D-9BBG400C	-9	400	Commercial	14
LFMXO5-20D-8BBG400C	-8	400	Commercial	20
LFMXO5-20D-9BBG400C	-9	400	Commercial	20
LFMXO5-30D-8BBG400C	-8	400	Commercial	30
LFMXO5-30D-9BBG400C	-9	400	Commercial	30

Part Number	Speed	Pins	Temp.	Logic Cells (k)
LFMXO5-20TD-8BBG256C	-8	256	Commercial	20
LFMXO5-20TD-9BBG256C	<b>–</b> 9	256	Commercial	20
LFMXO5-20TD-8BBG484C	-8	484	Commercial	20
LFMXO5-20TD-9BBG484C	<b>–</b> 9	484	Commercial	20
LFMXO5-30TD-8BBG256C	-8	256	Commercial	30
LFMXO5-30TD-9BBG256C	<b>–</b> 9	256	Commercial	30
LFMXO5-30TD-8BBG484C	-8	484	Commercial	30
LFMXO5-30TD-9BBG484C	<b>–</b> 9	484	Commercial	30
LFMXO5-55TD-8BBG400C	-8	400	Commercial	53
LFMXO5-55TD-9BBG400C	<b>-</b> 9	400	Commercial	53

Part Number	Speed	Pins	Temp.	Logic Cells (k)
LFMXO5-20TDQ-8BBG256C	-8	256	Commercial	20
LFMXO5-20TDQ-9BBG256C	<b>–</b> 9	256	Commercial	20
LFMXO5-20TDQ-8BBG484C	-8	484	Commercial	20
LFMXO5-20TDQ-9BBG484C	<b>–</b> 9	484	Commercial	20
LFMXO5-30TDQ-8BBG256C	-8	256	Commercial	30
LFMXO5-30TDQ-9BBG256C	<b>–</b> 9	256	Commercial	30
LFMXO5-30TDQ-8BBG484C	-8	484	Commercial	30

© 2025 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Part Number	Speed	Pins	Temp.	Logic Cells (k)
LFMXO5-30TDQ-9BBG484C	<b>–</b> 9	484	Commercial	30
LFMXO5-55TDQ-8BBG400C	-8	400	Commercial	53
LFMXO5-55TDQ-9BBG400C	<b>-9</b>	400	Commercial	53

Part Number	Speed	Pins	Temp.	Logic Cells (k)
LFMXO5-20DQ-8BBG400C	-8	400	Commercial	20
LFMXO5-20DQ-9BBG400C	<b>–</b> 9	400	Commercial	20
LFMXO5-30DQ-8BBG400C	-8	400	Commercial	30
LFMXO5-30DQ-9BBG400C	-9	400	Commercial	30

### 6.2.2. Industrial

Part Number	Speed	Pins	Temp.	Logic Cells (k)
LFMXO5-15D-8BBG256I	-8	256	Industrial	14
LFMXO5-15D-9BBG256I	<b>–</b> 9	256	Industrial	14
LFMXO5-15D-8BBG400I	-8	400	Industrial	14
LFMXO5-15D-9BBG400I	<b>-</b> 9	400	Industrial	14
LFMXO5-20D-8BBG400I	-8	400	Industrial	20
LFMXO5-20D-9BBG400I	<b>-</b> 9	400	Industrial	20
LFMXO5-30D-8BBG400I	-8	400	Industrial	30
LFMXO5-30D-9BBG400I	<b>–</b> 9	400	Industrial	30

Part Number	Speed	Pins	Temp.	Logic Cells (k)
LFMXO5-20TD-8BBG256I	-8	256	Industrial	20
LFMXO5-20TD-9BBG256I	<b>-</b> 9	256	Industrial	20
LFMXO5-20TD-8BBG484I	-8	484	Industrial	20
LFMXO5-20TD-9BBG484I	<b>–</b> 9	484	Industrial	20
LFMXO5-30TD-8BBG256I	-8	256	Industrial	30
LFMXO5-30TD-9BBG256I	<b>–</b> 9	256	Industrial	30
LFMXO5-30TD-8BBG484I	-8	484	Industrial	30
LFMXO5-30TD-9BBG484I	<b>–</b> 9	484	Industrial	30
LFMXO5-55TD-8BBG400I	-8	400	Industrial	53
LFMXO5-55TD-9BBG400I	<b>–</b> 9	400	Industrial	53

Part Number	Speed	Pins	Temp.	Logic Cells (k)
LFMXO5-20DQ-8BBG400I	-8	400	Industrial	20
LFMXO5-20DQ-9BBG400I	<b>–</b> 9	400	Industrial	20
LFMXO5-30DQ-8BBG400I	-8	400	Industrial	30
LFMXO5-30DQ-9BBG400I	<b>-</b> 9	400	Industrial	30

Part Number	Speed	Pins	Temp.	Logic Cells (k)
LFMXO5-20TDQ-8BBG256I	-8	256	Industrial	20
LFMXO5-20TDQ-9BBG256I	<b>–</b> 9	256	Industrial	20
LFMXO5-20TDQ-8BBG484I	-8	484	Industrial	20
LFMXO5-20TDQ-9BBG484I	<b>–</b> 9	484	Industrial	20
LFMXO5-30TDQ-8BBG256I	-8	256	Industrial	30
LFMXO5-30TDQ-9BBG256I	<b>–</b> 9	256	Industrial	30
LFMXO5-30TDQ-8BBG484I	-8	484	Industrial	30

© 2025 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Part Number	Speed	Pins	Temp.	Logic Cells (k)
LFMXO5-30TDQ-9BBG484I	<b>-9</b>	484	Industrial	30
LFMXO5-55TDQ-8BBG400I	-8	400	Industrial	53
LFMXO5-55TDQ-9BBG400I	-9	400	Industrial	53



### References

- MachXO5-NX Family Data Sheet (FPGA-DS-02102)
- ADC User Guide for Nexus Platform (FPGA-TN-02129)
- Embedded Security and Function Block User Guide for MachXO5-NX (15D) Devices (FPGA-TN-02320)
- I<sup>2</sup>C Hardened IP User Guide for Nexus Platform (FPGA-TN-02142)
- Lattice Memory Mapped Interface and Lattice Interrupt Interface User Guide (FPGA-UG-02039)
- MachXO5-NX Hardware Checklist (FPGA-TN-02274)
- MachXO5-NX High-Speed I/O Interface (FPGA-TN-02286)
- MachXO5-NX Programming and Configuration UG (FPGA-TN-02271)
- Memory User Guide for Nexus Platform (FPGA-TN-02094)
- Multi-Boot User Guide for Nexus Platform (FPGA-TN-02145)
- Single Event Upset (SEU) Report for Nexus Platform (FPGA-TN-02174)
- Soft Error Detection (SED)/Correction (SEC) User Guide for Nexus Platform (FPGA-TN-02076)
- sub-LVDS Signaling Using Lattice Devices (FPGA-TN-02028)
- sysCLOCK PLL Design and User Guide for Nexus Platform (FPGA-TN-02095)
- sysDSP User Guide for Nexus Platform (FPGA-TN-02096)
- sysI/O User Guide for Nexus Platform (FPGA-TN-02067)
- Power Management and Calculation for Certus-NX, CertusPro-NX and MachXO5-NX Devices (FPGA-TN-02257)
- Thermal Management (FPGA-TN-02044)
- Using TraceID (FPGA-TN-02084)

The following documents are available under Non-Disclosure Agreement (NDA):

- MachXO5-NX Provisioning Reference Design (FPGA-RD-02259)
- Embedded Security and Functional Block User Guide for MachXO5-NX (15D) Devices (FPGA-TN-02320)
- Advanced Key Management User Guide for MachXO5-NX (FPGA-TN-02321)
- MachXO5-NX Secure Lock Policy Editor and Settings User Guide (FPGA-TN-02326)
- MachXO5-NX Secure Device Overview and Security Checklist (FPGA-TN-02332)
- Embedded Security and Function Block with Advanced Key Management for MachXO5-NX (55TD)
   Devices (FPGA-TN-02353)

For further information on interface standards refer to the following websites:

JEDEC Standards (LVTTL, LVCMOS, SSTL) – www.jedec.org



## **Technical Support Assistance**

Submit a technical support case through www.latticesemi.com/techsupport. For frequently asked questions, refer to the Lattice Answer Database at www.latticesemi.com/Support/AnswerDatabase.



# **Revision History**

#### Revision 1.2. October 2025

Section	Change Summary				
All	For MachXO5-NX TDQ parts release.				
General Description	<ul> <li>Added PQC capability the description.</li> <li>Added Post-Quantum safe algorithm support (TDQ devices only) – LMS, XMSS, ML-DSA, ML-KEM, SHA3 and SHAKE to the Features.</li> <li>Updated Table 1.1. Specification Status for MachXO5-NX ROT Devices adding LFMXO5-20TD, LFMXO5-20TDQ, LFMXO5-30TD, LFMXO5-30TDQ, LFMXO5-55TDQ and their related information.</li> <li>Updated Table 1.2. MachXO5-NX ROT Commercial/Industrial Family Selection Guide adding LFMXO5-20TD, LFMXO5-20TDQ, LFMXO5-30TD, LFMXO5-30TDQ, LFMXO5-55TDQ and their related information such as BBG484 package.</li> </ul>				
Architecture	<ul> <li>Cryptographic Engine:</li> <li>made editorial update to the description for the support of LFMXO5-20TD, LFMXO5-20TDQ, LFMXO5-30TD, LFMXO5-30TDQ, LFMXO5-55TDQ parts;</li> <li>newly added Table 2.14. Supported Security Features for Various RoT Devices;</li> <li>updated Figure 2.34. Embedded Security Function Block (ESFB) Block Diagram.</li> </ul>				
DC and Switching Characteristics for LFMXO5-15D Commercial and Industrial	<ul> <li>Table 3.2. Recommended Operating Conditions:</li> <li>added Bank 2 to V<sub>CCIO</sub> Conditions;</li> <li>removed the original Note 4.</li> </ul>				
DC and Switching Characteristics for LFMXO5-20TD, LFMXO5-20TDQ, LFMXO5-30TD, LFMXO5-30TDQ, and LFMXO5-55TD and LFMXO5-55TDQ Commercial and Industrial	<ul> <li>Updated the section title to the current.</li> <li>Table 4.2. Recommended Operating Conditions:         <ul> <li>added Bank 7 to V<sub>CCIO</sub> Conditions;</li> <li>removed the original Note 4.</li> </ul> </li> </ul>				
Pinout Information	<ul> <li>Table 5.1. Signal Description:</li> <li>updated VCCIOx Bank and Description;</li> <li>updated the JTAG_EN Description to <i>This pin is not applicable to LFMXO5-55TD and LFMXO5-55TDQ. This input selects the JTAG shared GPIO to be used for JTAG;</i></li> <li>updated the PROGRAMN Description to <i>On Bank 0 for LFMXO5-55TD and LFMXO5-55TDQ; On Bank 1 for LFMXO5-15D, LFMXO5-20TD, LFMXO5-20TDQ, LFMXO5-30TD and LFMXO5-30TDQ;</i></li> <li>updated the INITN Description to <i>On Bank 0 for LFMXO5-55TD and LFMXO5-55TDQ; On Bank 1 for LFMXO5-15D, LFMXO5-20TD, LFMXO5-20TDQ, LFMXO5-30TD, and LFMXO5-30TDQ;</i></li> <li>updated the DONE description to <i>On Bank 0 for LFMXO5-55TD and LFMXO5-55TDQ; On Bank 1 for LFMXO5-15D, LFMXO5-20TD, LFMXO5-20TDQ, LFMXO5-30TD, and LFMXO5-30TDQ;</i></li> <li>added LFMXO5-30TDQ;</li> <li>added LFMXO5-20TD/LFMXO5-20TDQ/LFMXO5-30TD/LFMXO5-30TDQ to Shared User GPIO Pins;</li> <li>removed all the yyyy: Other possible selectable specific functional from Shared JTAG Pins;</li> <li>newly added Shared JTAG Pins (for LFMXO5-55TD and LFMXO5-55TDQ);</li> <li>newly added Shared SSPI Pins (For LFMXO5-55TD and LFMXO5-55TDQ).</li> <li>Table 5.2. Pin Information Summary of LFMXO5-15D, LFMXO5-20TDQ, LFMXO5-55TDQ;</li> <li>newly added LFMXO5-NX-55TDQ and adjusted related data.</li> <li>Table 5.3. Pin Information Summary of LFMXO5-20TD, LFMXO5-20TDQ, LFMXO5-30TDQ, and LFMXO5-30TDQ:</li> </ul>				

© 2025 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Section	Change Summary
Ordering Information	Updated the Part Number Description.
	Newly added the following parts and their related information to the Ordering
	Information section:
	LFMXO5-20TD-8BBG256C
	LFMXO5-20TD-9BBG256C
	LFMXO5-20TD-8BBG256I
	LFMXO5-20TD-9BBG256I
	LFMXO5-30TD-8BBG256C
	LFMXO5-30TD-9BBG256C
	LFMXO5-30TD-8BBG256I
	LFMXO5-30TD-9BBG256I
	LFMXO5-20D-8BBG400C
	LFMXO5-20D-9BBG400C
	• LFMXO5-20D-8BBG400I
	• LFMXO5-20D-9BBG400I
	• LFMXO5-30D-8BBG400C
	• LFMXO5-30D-9BBG400C
	LFMXO5-30D-8BBG400I
	LFMXO5-30D-9BBG400I
	LFMXO5-20TD-9BBG484C  LFMXO5-20TD-9BBG484L
	LFMXO5-20TD-8BBG484I     LFMXO5-20TD-9BBG484I
	LFMXO5-20TD-9BBG484I     TRIVIOR CONTROL OF THE PROPERTY
	LFMXO5-30TD-8BBG484C
	LFMXO5-30TD-9BBG484C
	LFMXO5-30TD-8BBG484I
	LFMXO5-30TD-9BBG484I
	LFMXO5-20TDQ-8BBG256C
	LFMXO5-20TDQ-9BBG256C
	LFMXO5-20TDQ-8BBG256I
	LFMXO5-20TDQ-9BBG256I
	LFMXO5-30TDQ-8BBG256C
	LFMXO5-30TDQ-9BBG256C
	LFMXO5-30TDQ-8BBG256I
	LFMXO5-30TDQ-9BBG256I
	LFMXO5-20DQ-8BBG400C
	LFMXO5-20DQ-9BBG400C
	LFMXO5-20DQ-8BBG400I
	LFMXO5-20DQ-9BBG400I
	LFMXO5-30DQ-8BBG400C
	LFMXO5-30DQ-9BBG400C
	LFMXO5-30DQ-8BBG400I
	LFMXO5-30DQ-9BBG400I
	LFMXO5-20TDQ-8BBG484C
	LFMXO5-20TDQ-9BBG484C     LFMXO5-20TDQ-9BBG484C
	• LFMXO5-20TDQ-8BBG484I
	LFMXO5-20TDQ-9BBG484I  LFMXO5-20TDQ-9BBG484I
	LFMXO5-30TDQ-8BBG484C     LFMXO5-30TDQ-8BBG484C
	LFMXO5-30TDQ-9BBG484C
	• LFMXO5-30TDQ-8BBG484I
	• LFMXO5-30TDQ-9BBG484I
	LFMXO5-55TDQ-8BBG400C

© 2025 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Section	Change Summary
	LFMXO5-55TDQ-9BBG400C
	LFMXO5-55TDQ-8BBG400I
	LFMXO5-55TDQ-9BBG400I

### Revision 1.1, August 2025

Revision 1.1, August 2025 Section	Change Summary
All	For LFMXO5-15D Production release.
General Description	Table 1.1. Specification Status for MachXO5-NX RoT Devices: updated the Status to <i>Production</i> for all the LFMXO5-15D packages.
	Table 1.2. MachXO5-NX RoT Commercial/Industrial Family Selection Guide:
	for LFMXO5-15D part, updated the value to the current for the following:
	Distributed RAM Bits (kb),
	ADC Blocks.
	for LFMXO5-55TD part, updated the value to the current for the following:
	Embedded Memory (EBR) Blocks (18 kb),
	Embedded Memory (EBR) Bits (kb),
	Large Memory (LRAM) Blocks,
	Large Memory (LRAM) Bits (kb),
	18 × 18 Multipliers, and
	ADC Blocks.
	changed ADC Blocks to ADC Blocks with Two SAR ADCs;      changed ADC Blocks to ADC Blocks with Two SAR ADCs;      changed ADC Blocks to ADC Blocks with Two SAR ADCs;      changed ADC Blocks to ADC Blocks with Two SAR ADCs;      changed ADC Blocks to ADC Blocks with Two SAR ADCs;      changed ADC Blocks to ADC Blocks with Two SAR ADCs;      changed ADC Blocks to ADC Blocks with Two SAR ADCs;      changed ADC Blocks to ADC Blocks with Two SAR ADCs;      changed ADC Blocks to ADC Blocks with Two SAR ADCs;      changed ADC Blocks to ADC Blocks with Two SAR ADCs;      changed ADC Blocks to ADC Blocks with Two SAR ADCs;      changed ADC Blocks to ADC Blocks with Two SAR ADCs;      changed ADC Blocks to ADC Blocks with Two SAR ADCs;      changed ADC Blocks to ADC Blocks with Two SAR ADCs;      changed ADC Blocks to ADC Blocks with Two SAR ADCs;      changed ADC Blocks to ADC Blocks with Two SAR ADCs;      changed ADC Blocks to ADC Blocks with Two SAR ADCs;      changed ADC Blocks to ADC Blocks with Two SAR ADCs;      changed ADC Blocks to ADC Blocks to ADC Blocks with Two SAR ADCs;      changed ADC Blocks to ADC Blocks to ADC Blocks with Two SAR ADCs;      changed ADC Blocks to ADC Blocks
	• changed UFM (kB) to UFM (Byte);
	removed the original Note 1.
Architecture	Removed description about PROGRAMN pin, BootROM image, as well as CFG1 image from the Device Configuration section.
	Updated the Dual-Boot Image Support section title to the current removing <i>Multi-Boot</i> .
	Updated Figure 2.34. Embedded Security Function Block (ESFB) Block Diagram.
Pinout Information	Table 5.1. Signal Description:
	• for JTAG_EN:
	removed For LFMXO5-55TD, connect this pin to ground from the Description;
	updated description to <i>This pin is applicable to LFMXO5-15D only;</i> reserved On Brank 2 for ISBAYOF 15D devices. On Brank 1 for ISBAYOF AVX 55TD.
	removed On Bank 2 for LFMXO5-15D devices, On Bank 1 for LFMXO5-NX-55TD devices from the Description.
	newly added PROGRAMN, INITN, and DONE and their related information to the Dedicated Configuration I/O Pin section.
	Table 5.2. Pin Information Summary:
	<ul> <li>for LFMXO5-55TD BBG400, updated Bank 0 value to 15 for General Purpose Inputs/Outputs per Bank;</li> </ul>
	<ul> <li>for LFMXO5-15D BBG256, updated Bank 1 value to 29 for General Purpose Inputs/Outputs per Bank;</li> </ul>
	<ul> <li>for LFMXO5-15D BBG400, updated Bank 1 value to 33 for General Purpose Inputs/Outputs per Bank;</li> </ul>
	for LFMXO5-15D BBG256, updated Total Single-Ended User I/O value to 196;
	• for LFMXO5-15D BBG400, updated Total Single-Ended User I/O value to 296;
	• for LFMXO5-55TD BBG400, updated Total Single-Ended User I/O value to 288;
	• for LFMXO5-55TD BBG400, updated Total Differential I/O value to 143;
	newly added V <sub>SSR</sub> pin and its related information;
	• for LFMXO5-55TD BBG400, updated Total GND pins value to 17;
	<ul> <li>newly added PROGRAMN, INITN, DONE and their related information to Dedicated Misc Pins;</li> </ul>
	• for LFMXO5-55TD BBG400, updated Bank 0 value to 0 for Shared Configuration Pins;

© 2025 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Section	Change Summary
	for LFMXO5-55TD BBG400, updated Bank 1 value to 0 for Shared Configuration Pins;
	<ul> <li>for LFMXO5-15D BBG256, updated Bank 2 value to 1 for Shared Configuration Pins;</li> </ul>
	<ul> <li>for LFMXO5-15D BBG400, updated Bank 2 value to 1 for Shared Configuration Pins;</li> </ul>
	<ul> <li>for LFMXO5-55TD BBG400, updated Bank 7 value to 7 for Shared Configuration Pins;</li> </ul>
	<ul> <li>for LFMXO5-55TD BBG400, updated Bank 1 value to 0 for Shared JTAG Pins;</li> </ul>
	<ul> <li>for LFMXO5-55TD BBG400, updated Bank 7 value to 4 for Shared JTAG Pins;</li> </ul>
	• for LFMXO5-55TD BBG400, updated Bank 4 value to 0 for Shared GPLL Pins.
Ordering Information	Updated Logic Capacity to 15D = 14K Logic Cells, 55TD = 53K Logic Cells with Root of Trust Security, BBG256 = 256-ball, 0.80 mm, caBGA, BBG400 = 400-ball, 0.80 mm, caBGA in the Part Number Description section.
	Updated Figure 6.1. Top Marking Diagram to the current.
	Commercial:
	<ul> <li>updated Logic Cells (k) value to 14 for LFMXO5-15D-8BBG256C, LFMXO5-15D-9BBG256C, LFMXO5-15D-8BBG400C, and LFMXO5-15D-9BBG256C;</li> </ul>
	<ul> <li>updated Logic Cells (k) value to 53 for LFMXO5-55TD-8BBG400C and LFMXO5- 55TD-9BBG400C;</li> </ul>
	removed the original Package column.
	Industrial:
	<ul> <li>updated Logic Cells (k) value to 14 for LFMXO5-15D-8BBG256I, LFMXO5-15D-9BBG256I, LFMXO5-15D-8BBG400I, and LFMXO5-15D-9BBG400I;</li> </ul>
	<ul> <li>updated Logic Cells (k) value to 53 for LFMXO5-55TD-8BBG400I and LFMXO5-55TD- 9BBG400I;</li> </ul>
	removed the original Package column.

#### Revision 1.0. April 2025

Section	Change Summary
All	For LFMXO5-55TD Production release.
General Description	General Description:
	<ul> <li>changed 512-bit to 521-bit key strength;</li> </ul>
	<ul> <li>removed and password protection.</li> </ul>
	• Features:
	<ul> <li>removed JTAG, SPI, I2C, and I3C;</li> </ul>
	<ul> <li>added using ECDSA 256 bit to Bitstream authentication;</li> </ul>
	<ul> <li>removed AES 128 Encryption;</li> </ul>
	<ul> <li>removed Soft Error Injection – Emulate SEU even to debug system error handling.</li> </ul>
	<ul> <li>Newly added Table 1.1. Specification Status for MachXO5-NX RoT Devices.</li> </ul>
	Table 1.2. MachXO5-NX RoT Commercial/Industrial Family Selection Guide:
	<ul> <li>updated Bitstream Authentication for LFMXO5-55TD to the current;</li> </ul>
	<ul> <li>updated UFM (kB) for LFMXO5-15D and LFMXO5-55TD to the current;</li> </ul>
	newly added Note 4.
Architecture	Removed MachXO5-NX devices also provide multiple blocks of User Flash Memory (UFM). The UFM interfaces to the core logic and completes the routing through the LMMI interface. The UFM space also provides the User Key storage for customer security functions. The UFM can also be accessed through the SPI and JTAG ports from the Overview section.
	Added the following to the User Flash Memory (UFM) section:      Added the following to the User Flash Memory (UFM) section:      Added the following to the User Flash Memory (UFM) section:
	<ul> <li>LFMXO5-55TD JTAG provided the JTAG register interface is not locked in customer lock policy;</li> </ul>
	<ul> <li>You can define up to eight UFM sectors, the starting address of each UFM sector and the size of UFM in customer policy.</li> </ul>
	Removed the original Table 2.14. UFM Size.

© 2025 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Section	Change Summary
	<ul> <li>Added The Trace ID can be read by executing the ESFB API, refer to Embedded Security and Function Block User Guide for MachXO5-NX (15D) (FPGA-TN-02320) and Embedded Security and Function Block with Advanced Key Management for MachXO5-NX (55TD) Devices (FPGA-TN-02353) for ESFB API detail information to the Trace ID section.</li> <li>Cryptographic Engine:         <ul> <li>added ECDSA-256/384 and RSA-3K/4K;</li> <li>added ECDSA-256/384/521 (only LFMXO5-55TD supports 521 bit;</li> <li>added AES-CBC for LFMXO5-15D, AES-GCM for LFMXO5-55TD;</li> <li>removed Lattice Memory Mapped Interface (LMMI) interface to user logic;</li> <li>added and Embedded Security and Function Block with Advanced Key Management for MachXO5-NX (55TD) Devices (FPGA-TN-02353).</li> </ul> </li> </ul>
DC and Switching Characteristics for LFMXO5-15D Commercial and Industrial	<ul> <li>Removed:         Note: All the data in this section is preliminary. The specifications included in this section are subject to change without prior notice.         from general description.     </li> <li>Removed SSPI, I2C, and I3C port support from Note 4 of Table 3.2. Recommended Operating Conditions.</li> <li>Removed the CRE IP from the LMMI section.</li> </ul>
DC and Switching Characteristics for LFMXO5-55TD Commercial and Industrial	<ul> <li>Removed SSPI, I2C, and I3C port support from Note 4 of Table 4.2. Recommended Operating Conditions.</li> <li>Removed the CRE IP from the LMMI section.</li> </ul>
Pinout Information	<ul> <li>Table 5.1. Signal Description:</li> <li>updated JTAG_EN signal description reflecting the differences between LFMXO5-55TD and LFMXO5-15D devices;</li> <li>updated Shared User GPIO Pins usage reflecting the usage for LFMXO5-NX-15D device;</li> <li>updated Shared JTAG Pins to Applicable to LFMXO5-NX-15D only.</li> <li>Updated JTAGEN to JTAG_EN in Table 5.2. Pin Information Summary.</li> </ul>
Ordering Information	Removed LFMXO5-15D-8BBG400IAQA and its related data from the Industrial section

### Revision 0.82, October 2024

Section	Change Summary
All	Changed SerDes to SERDES across the document.
DC and Switching Characteristics for LFMXO5-15D Commercial and Industrial	<ul> <li>Table 3.42. sysCONFIG Port Timing Specifications:         <ul> <li>Changed t<sub>PROGRAMN</sub> to t<sub>PROGRAMN_L</sub>;</li> <li>Newly added t<sub>PROGRAMN_H</sub> and added its related information;</li> <li>For t<sub>INIT_HIGH</sub> symbol:</li></ul></li></ul>
DC and Switching Characteristics for LFMXO5-55TD Commercial and Industrial	<ul> <li>Removed the Note about preliminary data from the introductory paragraph.</li> <li>Table 4.14. sysl/O Recommended Operating Conditions: updated bank information in Notes 1, 3, 4, and 7.</li> <li>Table 4.44. sysCONFIG Port Timing Specifications:</li> </ul>

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-DS-02120-1.2 156

© 2025 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.



Section	Change Summary
	Changed tprogramn to tprogramn_L;
	<ul> <li>Newly added t<sub>PROGRAMN_H</sub> and added its related information;</li> </ul>
	For t <sub>INIT_HIGH</sub> symbol:
	updated the Typ. to $-$ ;
	updated the Max to 50.
	Updated t <sub>DONE_LOW</sub> Max to 55;
	Updated t <sub>DONE_HIGH</sub> Max to 2;
	For t <sub>IODISS</sub> symbol:
	removed its original Min value;
	updated its Max to 125.
	Newly added Figure 4.15. Configuration Error Notification.
Pinout Information	For V <sub>CCIOx</sub> , updated the description showing differences among different parts.

### Revision 0.81, June 2024

Section	Change Summary
Acronyms in this Document	Added STAPL.
General Description	Changed Endpoint and Root Complex to Endpoint in the Features section.
	<ul> <li>Changed Endpoint and Root Complex to Endpoint in the Features section.</li> <li>IEEE 1149.1-Compliant Boundary Scan Testability section:         <ul> <li>added For LFMXO5-55TD device, the test access port must be enabled by loading a configuration image into the device prior to IEEE 1149.1 BSCAN test access;</li> <li>removed For more information, refer to MachXO5-NX Programming and Configuration User Guide (FPGA-TN-02271).</li> </ul> </li> <li>Device Configuration section:         <ul> <li>made general update to the description;</li> <li>removed the original Enhanced Configuration Options subsection;</li> <li>reworded the Dual-Boot Image Support subsection.</li> </ul> </li> <li>Changed Endpoint and Root Complex to Endpoint in the Peripheral Component Interconnect Express (PCIe) section.</li> <li>Made general update to the User Flash Memory (UFM) section.</li> <li>Removed and follow the SMIA 1.0, Part 2: CCP2 Specification from the SubLVDS (Input Only) section.</li> <li>Table 3.34. External Switching Characteristics (VCC = 1.0 V):             <ul> <li>updated the unit for t<sub>DVB_GDDRX4</sub> symbol;</li> <li>updated the unit for t<sub>DVB_GDDRX4</sub> symbol;</li> <li>access port must be enabled by loading access port must be enabled by loading access port must be enabled by loading access;</li> <li>removed senation in the features port subsection.</li> <li>Table 3.34. External Switching Characteristics (VCC = 1.0 V):</li> <li>updated the unit for t<sub>DVB_GDDRX4</sub> symbol;</li> <li>access port must be enabled by loading access port must be enabled by loading</li></ul></li></ul>
	<ul> <li>updated description and unit for t<sub>DQVA_GDDRX4</sub> symbol;</li> <li>updated description for f<sub>MAX_GDDRX4</sub> symbol;</li> <li>updated description for f<sub>PCLK</sub> symbol'</li> <li>removed all -7 device related data.</li> <li>Removed the Flash Download Time section.</li> <li>Removed Flash Program and Erase Current section.</li> <li>Table 3.38. ADC Specifications1:         <ul> <li>newly added Note 4;</li> <li>changed the Max value to 50 for the f<sub>CLK_ADC</sub> symbol;</li> <li>removed DC<sub>CLK_ADC</sub> symbol from the table;</li> <li>changed the condition to @Sampling Frequency = 1 Mbps for f<sub>INPUT_ADC</sub> symbol;</li> <li>removed the original condition for R<sub>IN_ADC</sub> symbol.</li> </ul> </li> <li>Table 3.42. sysCONFIG Port Timing Specifications:         <ul> <li>changed Slave SPI/I<sup>2</sup>C/I3C POR/REFRESH Timing to POR Timing;</li> <li>updated the parameter for t<sub>MSPI_ININ</sub> symbol to Time during POR, from VCC, VCCAUX, VCCIOO or VCCIO1 (whichever is the last) pass POR trip voltage to pull PROGRAMN LOW to prevent entering self-down mode;</li> <li>removed t<sub>ACT_PROGRAMN_H</sub>, t<sub>CONFIG_CCLK</sub>, and T<sub>CONFIG_SCLK</sub> symbols and their related data;</li> </ul> </li> </ul>

© 2025 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Section	Change Summary
	removed all the Slave SPI, I2C/I3C, and Wake-Up Timing symbols and their related
	data.
	Removed the original Figure 3.14 Slave SPI/I2C/I3C POR/REFRESH Timing.
	Figure 3.14. PROGRAMN Timing:
	renamed to the current figure caption;
	removed CCLK, SSI, SCL, SDA signals and related waveform from this figure;
	• removed t <sub>ACT PROGRAMN H</sub> from this figure.
	Removed the original Figure 3.16 Slave SPI Configuration Timing.
	Removed the original Figure 3.17 I2C/I3C Configuration Timing.
	Removed the original Figure 3.18 Slave SPI I2C/I3C Wake-up Timing.
DC and Switching Characteristics	Table 4.34. External Switching Characteristics (VCC = 1.0 V):
for LFMXO5-20TD, LFMXO5-	updated the unit for t <sub>DVB GDDRX4</sub> symbol;
20TDQ, LFMXO5-30TD, LFMXO5-	updated description and unit for t <sub>DQVA_GDDRX4</sub> symbol;
30TDQ, LFMXO5-55TD, and	updated description for f <sub>MAX GDDRX4</sub> symbol;
LFMXO5-55TDQ Commercial and	updated description for f <sub>PCLK</sub> symbol;
Industrial	removed all removed all –7 device related data.
	Removed the Flash Download Time section.
	Removed Flash Program and Erase Current section.
	Table 4.38. ADC Specifications1:
	newly added Note 4;
	<ul> <li>changed the Max value to 50 for the f<sub>CLK ADC</sub> symbol;</li> </ul>
	Table 4.44. sysCONFIG Port Timing Specifications:
	<ul> <li>changed Slave SPI/I<sup>2</sup>C/I3C POR/REFRESH Timing to POR Timing;</li> </ul>
	<ul> <li>updated the parameter for t<sub>MSPI ININ</sub> symbol to <i>Time during POR, from VCC</i>,</li> </ul>
	VCCAUX, VCCIO0 or VCCIO1 (whichever is the last) pass POR trip voltage to pull PROGRAMN LOW to prevent entering self-down mode;
	<ul> <li>removed t<sub>ACT_PROGRAMN_H</sub>, t<sub>CONFIG_CCLK</sub>, and T<sub>CONFIG_SCLK</sub> symbols and their related data;</li> </ul>
	<ul> <li>removed all the Slave SPI, I2C/I3C, and Wake-Up Timing symbols and their related data.</li> </ul>
	Removed the original Figure 4.14 Slave SPI/I2C/I3c POR/REFRESH Timing,
	Figure 4.14. PROGRAMN Timing:
	renamed to the current figure caption;
	<ul> <li>removed CCLK, SSI, SCL, SDA signals from this figure;</li> </ul>
	• removed t <sub>ACT_PROGRAMN_H</sub> from this figure.
	Removed the original Figure 4.16. Slave SPI Configuration Timing,
	Removed the original Figure 4.17. I2C /I3C Configuration Timing.
	Removed the original Figure 4.18. Slave SPI/I2C/I3C Wake-Up Timing.
Pinout Information	Table 5.1. Signal Description:
	<ul> <li>removed Shared configurations Pins;</li> </ul>
	removed the following signals and their related data
	PRxxx /SDA/USER_SDA
	PRxxx /SCL/USER_SCL
	PRxxx/TDO/SSO
	PRxxx/TDI/SSI
	PRxxx/TMS/SCSN
	PRxxx/TCK/SCLK
	PTxxx/MCSNO
	PTxxx/PROGRAMN
	PTxxx/INITN     And Andrew Andre
	PTxxx/DONE
	Added Total Differential I/O area and related data to Table 5.2. Pin Information
	Summary.

© 2025 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Section	Change Summary
Ordering Information	Newly added LFMXO5-15D-8BBG400IAQA and its related data to the Industrial section.
Supplemental Information	<ul> <li>Newly added the following:         The following documents are available under Non-Disclosure Agreement (NDA):         <ul> <li>MachXO5-NX Provisioning Reference Design (FPGA-RD-02259)</li> </ul> </li> <li>Embedded Security and Functional Block User Guide for MachXO5-NX Devices (FPGA-TN-02320)</li> <li>Advanced Key Management User Guide for MachXO5-NX (FPGA-TN-02321)</li> <li>MachXO5-NX Secure Lock Policy Editor and Settings User Guide (FPGA-TN-02326)</li> <li>MachXO5-NX Secure Device Overview and Security Checklist (FPGA-TN-02332)</li> <li>Embedded Security and Function Block with Advanced Key Management for MachXO5-NX (55TD) Devices (FPGA-TN-02353)</li> </ul>

### Revision 0.80, March 2024

Section	Change Summary
All	Initial preliminary release.



www.latticesemi.com