



# **M-PESTI Initiator IP**

IP Version: v2.0.0

# **Release Notes**

FPGA-RN-02005-1.4

December 2025



#### **Disclaimers**

Lattice makes no warranty, representation, or guarantee regarding the accuracy of information contained in this document or the suitability of its products for any particular purpose. All information herein is provided AS IS, with all faults, and all associated risk is the responsibility entirely of the Buyer. The information provided herein is for informational purposes only and may contain technical inaccuracies or omissions, and may be otherwise rendered inaccurate for many reasons, and Lattice assumes no obligation to update or otherwise correct or revise this information. Products sold by Lattice have been subject to limited testing and it is the Buyer's responsibility to independently determine the suitability of any products and to test and verify the same. LATTICE PRODUCTS AND SERVICES ARE NOT DESIGNED, MANUFACTURED, OR TESTED FOR USE IN LIFE OR SAFETY CRITICAL SYSTEMS, HAZARDOUS ENVIRONMENTS, OR ANY OTHER ENVIRONMENTS REQUIRING FAIL-SAFE PERFORMANCE, INCLUDING ANY APPLICATION IN WHICH THE FAILURE OF THE PRODUCT OR SERVICE COULD LEAD TO DEATH, PERSONAL INJURY, SEVERE PROPERTY DAMAGE OR ENVIRONMENTAL HARM (COLLECTIVELY, "HIGH-RISK USES"). FURTHER, BUYER MUST TAKE PRUDENT STEPS TO PROTECT AGAINST PRODUCT AND SERVICE FAILURES, INCLUDING PROVIDING APPROPRIATE REDUNDANCIES, FAIL-SAFE FEATURES, AND/OR SHUT-DOWN MECHANISMS. LATTICE EXPRESSLY DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY OF FITNESS OF THE PRODUCTS OR SERVICES FOR HIGH-RISK USES. The information provided in this document is proprietary to Lattice Semiconductor, and Lattice reserves the right to make any changes to the information in this document or to any products at any time without notice.

#### **Inclusive Language**

This document was created consistent with Lattice Semiconductor's inclusive language policy. In some cases, the language in underlying tools and other items may not yet have been updated. Please refer to Lattice's inclusive language FAQ 6878 for a cross reference of terms. Note in some cases such as register names and state names it has been necessary to continue to utilize older terminology for compatibility.

2 FPGA-RN-02005-1.4



### **Contents**

Contents	3
1. Introduction	
M-PESTI Initiator IP v2.0.0	
M-PESTI Initiator IP v1.3.0	
M-PESTI Initiator IP v1.2.0	
M-PESTI Initiator IP v1.1.0	
M-PESTI Initiator IP v1.0.0	
References	
Technical Support Assistance	



#### 1. Introduction

This document contains the Release Notes for the M-PESTI Initiator IP and M-PESTI Initiator Driver. This IP is OCP Ready™. For specific details about the IP and driver, refer to the following:

- M-PESTI Initiator IP User Guide (FPGA-IPUG-02258)
- M-PESTI Initiator IP web page
- M-PESTI Initiator Driver API Reference (FPGA-TN-02413)

#### M-PESTI Initiator IP v2.0.0

Software	Software Version	Summary of Changes
		Added support for specification version 1.2 of M-PESTI protocol.
		Added optional discovery phase bypass feature support.
		Added optional active phase Packet Error Checking (PEC) support.
		Modified the following GUI parameters:
		Added Specification Version Support
		Added IP Block ID
		Added IP Block Version (Major)
		Added IP Block Version (Minor)
		Added IP Block Version
		Added Presence Detection Timeout Enable
		Added Discovery Bypass Enable (in hex)
		Added Active Phase PEC Enable (in hex)
		<ul> <li>Updated TDBreak Assertion Time Presence Detection Timeout (us) (multiples of 2us) to Presence Detection Timeout (us) (multiples of 2us)</li> </ul>
		Updated Static Discovery Payload Size to Maximum Static Discovery Payload     Size
		Changed default value of Number of Target Devices from 1 to 8.
		Changed default value of Maximum Static Discovery Payload Size GUI parameter from 8 to 16 and removed selectable value 8.
		Removed selectable options for Maximum User Receive Byte Size GUI parameter
		and fixed it to 16.
Lattice Radiant™	2025.2	Modified the following register address mapping:
		Added IP Information register 0x0_0000
		Added Configuration 0 register 0x0_0004
		Added Configuration 1 register 0x0_0008
		Added Global Software Reset register 0x0_0010
		<ul> <li>Added Discovery Payload: Page Select register 0x0_0014</li> </ul>
		Removed Interrupt Status register 0x0_0018
		Removed Interrupt Enable register 0x0_001C
		Removed Interrupt Set register 0x0_0020
		Added User Command Status 0x0_0020
		Changed User Command register address from 0x0_0104 to 0x0_0024
		<ul> <li>Changed User Write Data register address from 0x0_0108 to 0x0_0028</li> </ul>
		Changed User Read Data register address from 0x0_010C to 0x0_002C
		Changed Clock Configuration register address from 0x0_0000 to 0x1_0000
		Changed Software Reset register address from 0x0_0004 to 0x1_0004
		Added Global Interrupt Status register 0x1_0008
		Added Global Interrupt Enable register 0x1_000C
		Added Global Interrupt Set register 0x1_0010
		Added User Command Interrupt Enable register 0x1_0014
		Added User Command Interrupt Set register 0x1_0018
		<ul> <li>Changed Secondary Wire Control Status register address from 0x0_0040 to</li> </ul>



Software	Software Version	Summary of Changes
		0x1_0040
		Changed Secondary Wire Select register address from 0x0_0044 to 0x1_0044
		Removed M-PESTI Target 0 Status register 0x0_0400+(N*16)
		Removed M-PESTI Target 0 Control Status register 0x0_0404+(N*16)
		Added MPESTI Target N Error, Status, Control and Configuration     Added MPESTI Target N Error, Status, Control and Configuration
		0x1_0000+(N*4)
		<ul> <li>Moved Target Payload from 0x2_0000+(Maximum Static Discovery Payload Size * N) to 0x0_1000+(Maximum Static Discovery Payload Size * N)</li> </ul>
		Added M-PESTI Target N Virtual Wire Input 0x3_0000+(N*32)
		Added M-PESTI Target N Virtual Wire Output 0x3_0010+(N*32)
		Added M-PESTI Target N Status 0x4_0000+(N*16)
		<ul> <li>Changed M-PESTI Target N Virtual Wire Configuration register address from 0x0_0408+(N*16) to 0x4_0004+(N*4)</li> </ul>
		Enhanced customer testbench.

### M-PESTI Initiator IP v1.3.0

FMXO5-65, and LFMXO5-65T

### M-PESTI Initiator IP v1.2.0

Software	Software Version	Summary of Changes
Lattice Radiant	2025.1	<ul> <li>Fixed APB Data Width to 32 bits.</li> <li>Added support for the programmable number of virtual wire input and output bytes.</li> <li>Added support for the virtual wire as ports for each target.</li> <li>Added support for multiple virtual wire bytes.</li> <li>Added ports for the virtual wire as ports.</li> <li>Modified the following register address mapping:         <ul> <li>Added M-PESTI Target Virtual Wire Configuration (0x408*N+16) given Enable Programmable Virtual Wire Bytes attribute is checked.</li> <li>Modified Virtual Wire Input register address range. This is dependent on the configured Number of Virtual Wire Input Bytes.</li> <li>Modified Virtual Wire Output register address range. This is dependent on the configured Number of Virtual Wire Output Bytes.</li> </ul> </li> <li>Enhanced customer testbench.</li> </ul>

### M-PESTI Initiator IP v1.1.0

Software	Software Version	Summary of Changes
Lattice Radiant	2024.2	<ul> <li>Added device support for MachXO3D™, MachXO3™, Mach-NX™, Certus™-N2, and Lattice Avant™ devices.</li> <li>Enabled dynamic payload size capability.</li> <li>Enhanced maximum target supported from 32 to 64.</li> <li>Enabled support for the source and destination cable coupling discovery feature.</li> <li>Added Allow Multiple User Receive Bytes and Maximum User Receive Byte Size GUI parameters.</li> <li>Added ports for the source and destination cable coupling discovery feature.</li> </ul>
		Modified maximum System Clock Frequency from 50 MHz to 100 MHz.
		Added TDBREAK Assertion Time configurable condition of multiples of 2us.

© 2025 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-RN-02005-1.4



Software	Software Version	Summary of Changes
		Modified the following register address mapping:
		<ul> <li>Corrected clock pulse width bit fields of Configuration register (0x004) from [7:1] to [7:0].</li> </ul>
		<ul> <li>Added Secondary Wire Control Status (0x040) and Secondary Wire Select (0x044) registers.</li> </ul>
		Added Target Select (0x100) register, removed from User Command register.
		<ul> <li>Moved User Command register from 0x00C to 0x104.</li> </ul>
		<ul> <li>Moved User Write Data register from 0x010 to 0x108.</li> </ul>
		<ul> <li>Moved User Read Data register from 0x014 to 0x10C.</li> </ul>
		Moved M-PESTI Target Status Register offset from 0x040 to 0x400.
		Moved M-PESTI Target Control Status Register offset from 0x044 to 0x404.
		Moved M-PESTI Target Virtual Wire Out Register offset from 0x048 to 0xC00.
		Moved M-PESTI Target Virtual Wire In Register offset from 0x04C to 0x800.
		Moved M-PESTI Target Payload offset from 0x800 to 0x1000.
		<ul> <li>Changed User Command register bit 6 behavior when the Allow Multiple User Receive Bytes parameter is disabled.</li> </ul>
		Enhanced round robin servicing supporting multiple targets.
		Enhanced user command, broadcast, and abort support.
		Changed internal RAM from pmi_ram_dp to pmi_ram_dp_true.
		Enhanced customer testbench.

### M-PESTI Initiator IP v1.0.0

Software	Software Version	Summary of Changes
Lattice Radiant	2024.1	Initial release.



### References

- M-PESTI Initiator IP User Guide (FPGA-IPUG-02258)
- M-PESTI Initiator IP web page
- M-PESTI Initiator Driver API Reference (FPGA-TN-02413)
- Open Compute Project® web page
- Avant-E web page
- Avant-G web page
- Avant-X web page
- MachXO5-NX web page
- MachXO3D web page
- MachXO3 web page
- Mach-NX web page
- Lattice Radiant Software web page
- Lattice Propel Design Environment web page
- Lattice Solutions IP Cores web page
- Lattice Solutions Reference Designs web page
- Lattice Solutions Boards web page
- Lattice Solutions Demonstrations web page
- Lattice Insights for Lattice Semiconductor training courses and learning plans

7 FPGA-RN-02005-1.4



## **Technical Support Assistance**

Submit a technical support case through www.latticesemi.com/techsupport. For frequently asked questions, refer to the Lattice Answer Database at www.latticesemi.com/Support/AnswerDatabase

8 FPGA-RN-02005-1.4



www.latticesemi.com