

eSPI Target IP

IP Version: v2.2.0

Release Notes

FPGA-RN-02002-1.1

November 2024



Disclaimers

Lattice makes no warranty, representation, or guarantee regarding the accuracy of information contained in this document or the suitability of its products for any particular purpose. All information herein is provided AS IS, with all faults, and all associated risk is the responsibility entirely of the Buyer. The information provided herein is for informational purposes only and may contain technical inaccuracies or omissions, and may be otherwise rendered inaccurate for many reasons, and Lattice assumes no obligation to update or otherwise correct or revise this information. Products sold by Lattice have been subject to limited testing and it is the Buyer's responsibility to independently determine the suitability of any products and to test and verify the same. LATTICE PRODUCTS AND SERVICES ARE NOT DESIGNED, MANUFACTURED, OR TESTED FOR USE IN LIFE OR SAFETY CRITICAL SYSTEMS, HAZARDOUS ENVIRONMENTS, OR ANY OTHER ENVIRONMENTS REQUIRING FAIL-SAFE PERFORMANCE, INCLUDING ANY APPLICATION IN WHICH THE FAILURE OF THE PRODUCT OR SERVICE COULD LEAD TO DEATH, PERSONAL INJURY, SEVERE PROPERTY DAMAGE OR ENVIRONMENTAL HARM (COLLECTIVELY, "HIGH-RISK USES"). FURTHER, BUYER MUST TAKE PRUDENT STEPS TO PROTECT AGAINST PRODUCT AND SERVICE FAILURES, INCLUDING PROVIDING APPROPRIATE REDUNDANCIES, FAIL-SAFE FEATURES, AND/OR SHUT-DOWN MECHANISMS. LATTICE EXPRESSLY DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY OF FITNESS OF THE PRODUCTS OR SERVICES FOR HIGH-RISK USES. The information provided in this document is proprietary to Lattice Semiconductor, and Lattice reserves the right to make any changes to the information in this document or to any products at any time without notice.

Inclusive Language

This document was created consistent with Lattice Semiconductor's inclusive language policy. In some cases, the language in underlying tools and other items may not yet have been updated. Please refer to Lattice's inclusive language FAQ 6878 for a cross reference of terms. Note in some cases such as register names and state names it has been necessary to continue to utilize older terminology for compatibility.



Contents

Contents	
1. Introduction	
eSPI Target IP v2.2.0	
eSPI Target IP v2.0.0	
References	
Technical Support Assistance	f



1. Introduction

This document contains the Release Notes and Known Issues for the eSPI Target IP. For specific details about the IP, refer to the following:

- eSPI Target IP User Guide (FPGA-IPUG-02260)
- eSPI Target IP web page

Note: These release notes document the changes from IP version 2.0.0 and Lattice Radiant™ and Propel Builder™ software version 2023.2 and above.

eSPI Target IP v2.2.0

Software	Software Version	Summary of Changes
Lattice Radiant	2023.2 and above	Added support for MachXO2 devices.
Lattice Propel Builder	2023.2 and above	 Added Enable eSPI Channel Configurations Registers in the IP GUI parameters.

eSPI Target IP v2.0.0

Software	Software Version	Summary of Changes
Lattice Radiant	2023.2 and above	Initial release.
Lattice Propel Builder	2023.2 and above	



References

- eSPI Target IP User Guide (FPGA-IPUG-02260)
- eSPI Target IP web page
- MachXO5-NX Family Devices web page
- Mach-NX Family Devices web page
- MachXO3D Family Devices web page
- MachXO3 Family Devices web page
- MachXO2 Family Devices web page
- Lattice Propel Builder software
- Lattice Radiant FPGA design software
- Lattice Insights for Lattice Semiconductor training courses and learning plans



Technical Support Assistance

Submit a technical support case through www.latticesemi.com/techsupport.

For frequently asked questions, please refer to the Lattice Answer Database at www.latticesemi.com/Support/AnswerDatabase



www.latticesemi.com