



RISC-V RX CPU IP Core – Lattice Propel Builder 2024.1

User Guide

FPGA-IPUG-02254-1.0

May 2024

Disclaimers

Lattice makes no warranty, representation, or guarantee regarding the accuracy of information contained in this document or the suitability of its products for any particular purpose. All information herein is provided AS IS, with all faults, and all associated risk is the responsibility entirely of the Buyer. The information provided herein is for informational purposes only and may contain technical inaccuracies or omissions, and may be otherwise rendered inaccurate for many reasons, and Lattice assumes no obligation to update or otherwise correct or revise this information. Products sold by Lattice have been subject to limited testing and it is the Buyer's responsibility to independently determine the suitability of any products and to test and verify the same. LATTICE PRODUCTS AND SERVICES ARE NOT DESIGNED, MANUFACTURED, OR TESTED FOR USE IN LIFE OR SAFETY CRITICAL SYSTEMS, HAZARDOUS ENVIRONMENTS, OR ANY OTHER ENVIRONMENTS REQUIRING FAIL-SAFE PERFORMANCE, INCLUDING ANY APPLICATION IN WHICH THE FAILURE OF THE PRODUCT OR SERVICE COULD LEAD TO DEATH, PERSONAL INJURY, SEVERE PROPERTY DAMAGE OR ENVIRONMENTAL HARM (COLLECTIVELY, "HIGH-RISK USES"). FURTHER, BUYER MUST TAKE PRUDENT STEPS TO PROTECT AGAINST PRODUCT AND SERVICE FAILURES, INCLUDING PROVIDING APPROPRIATE REDUNDANCIES, FAIL-SAFE FEATURES, AND/OR SHUT-DOWN MECHANISMS. LATTICE EXPRESSLY DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY OF FITNESS OF THE PRODUCTS OR SERVICES FOR HIGH-RISK USES. The information provided in this document is proprietary to Lattice Semiconductor, and Lattice reserves the right to make any changes to the information in this document or to any products at any time without notice.

Inclusive Language

This document was created consistent with Lattice Semiconductor's inclusive language policy. In some cases, the language in underlying tools and other items may not yet have been updated. Please refer to Lattice's inclusive language [FAQ 6878](#) for a cross reference of terms. Note in some cases such as register names and state names it has been necessary to continue to utilize older terminology for compatibility.

Contents

Contents	3
Abbreviations in This Document.....	6
1. Introduction.....	8
1.1. Quick Facts	8
1.2. Features	8
1.3. Conventions	8
1.4. Licensing and Ordering Information	8
2. Functional Descriptions	9
2.1. Overview	9
2.2. Modules Description	10
2.2.1. RISC-V Processor Core	10
2.2.2. Submodules	20
2.3. Signal Description.....	27
2.3.1. sysClock and Reset	27
2.3.2. Data Interface.....	28
2.3.3. CFU-LI Interface	33
2.3.4. Interrupt Interface.....	34
2.3.5. Debug On Off Control Port	34
2.3.6. Soft JTAG Interface	34
2.3.7. UART Ports	34
2.4. Attribute Summary.....	34
2.5. Memory Map	38
3. RISC-V RX CPU IP Generation.....	39
Appendix A. Resource Utilization	41
Appendix B. Debug with Soft JTAG	42
References.....	44
Technical Support Assistance	45
Revision History	46

Figures

Figure 2.1. RISC-V RX Soft IP Diagram (with All Features Enabled)	9
Figure 2.2. RISC-V RX Processor Core Block Diagram	10
Figure 2.3. Select Processor Mode	11
Figure 2.4. Various Forms of Privileged Execution	13
Figure 2.5. Enable Debug On Off Control Port.....	14
Figure 2.6. JTAG Type	15
Figure 2.7. RV32 PMP Configuration CSR Layout.....	16
Figure 2.8. PMP Address Register Format, RV32.....	16
Figure 2.9. mcfu_selector CSR 0xBC0	17
Figure 2.10. CFU R-type Instruction Encoding	18
Figure 2.11. CFU I-type Instruction Encoding	18
Figure 2.12. CFU Flex-type Instruction Encoding.....	18
Figure 2.13. CFU Flex-type Instruction Alternate Encoding.....	18
Figure 2.14. Execution of a Custom Function Instruction.....	19
Figure 2.15. Enable CDC Register.....	20
Figure 2.16. PLIC Operation Parameter Block Diagram	21
Figure 2.17. Enable UART Ports	27
Figure 2.18. Enable Local Bus	28
Figure 2.19. Enable AXI Instruction Ports	29
Figure 2.20. Enable Local Bus and AXI Instruction Ports	29
Figure 2.21. CFU-LI Interface	33
Figure 3.1. Entering Component Name	39
Figure 3.2. Configuring Parameters	39
Figure 3.3. Verifying Results	40
Figure 3.4. Specifying Instance Name	40
Figure 3.5. Generated Instance	40
Figure B.1. Exporting Pins	42
Figure B.2. Assigning Pins	42
Figure B.3. Setting Environment Variables	43

Tables

Table 1.1 RISC-V RX Soft IP Quick Facts	8
Table 2.1. Processor Modes.....	10
Table 2.2. RISC-V Processor Core Control and Status Registers	11
Table 2.3. pmp#cfg Register Format.....	16
Table 2.4. PMP Access Logic	17
Table 2.5. PLIC Registers	23
Table 2.6. CLINT Registers	25
Table 2.7. WDT Registers	26
Table 2.8. Clock and Reset Ports.....	27
Table 2.9. Local Data Ports (Optional)	30
Table 2.10. Local Instruction Ports (Optional)	30
Table 2.11. AXI Data Ports (Fixed) ¹	31
Table 2.12. AXI Instruction Ports (Optional)	32
Table 2.13. CFU-LI Ports (Optional)	34
Table 2.14. Interrupt Ports	34
Table 2.15. Debug On Off Control Port.....	34
Table 2.16. Soft JTAG Ports.....	34
Table 2.17. UART Ports	34
Table 2.18. Configurable Attributes	35

Table 2.19. Attributes Description.....	36
Table 2.20. SoC Memory Map	38
Table A.1. Resource Utilization in CertusPro-NX Device	41
Table A.2. Resource Utilization in Lattice Avant Device	41

Abbreviations in This Document

A list of abbreviations used in this document.

Abbreviation	Definition
ABI	Application Binary Interface
AEE	Application Execution Environment
AMO	Atomic Memory Operation
AXI	Advanced eXtensible Interface
CF	Custom Function
CFU	Custom Function Unit
CFU-LI	Custom Function Unit Logic Interface
CLINT	Core Local Interrupter
CPU	Central Processing Unit
CSR	Control and Status Register
DDR	Double Data Rate
DMIPS	Dhrystone Million Instructions per Second
DTCM	Data TCM
EIP	External Interrupt Pending
FPGA	Field Programmable Gate Array
GDB	Gnu Debugger
GPIO	General Purpose Input/Output
GUI	Graphical User Interface
HDL	Hardware Description Language
IE	Interrupt Enable
IP	Intellectual Property
IRQ	Interrupt Request
ISA	Instruction Set Architecture
JTAG	Joint Test Action Group
ITCM	Instruction TCM
LUT	Lookup-Table
misa	Machine Instruction Set Architecture Register
NMI	Non-Maskable Interrupt
OpenOCD	Open On-Chip Debugger
OS	Operating System
OSC	Oscillator
PC	Personal Computer
PLIC	Platform-Level Interrupt Controller
PLL	Phase-Locked Loop
PMP	Physical Memory Protection
RISC-V	Reduced Instruction Set Computer-V (five)
RV32IMC	RISC-V Integer, M & Compressed Instruction Sets
RX	Real Time OS (RISC-V for RTOS applications)
SDRAM	Synchronous Dynamic Random-Access Memory
SEE	Supervisor Execution Environment
SIM	Simulation
SoC	System-on-Chip
TCM	Tightly-Coupled Memory
UART	Universal Asynchronous Receiver Transmitter
WARL	Write Any Values, Reads Legal Values
WDT	Watchdog Timer Device

Abbreviation	Definition
WFI	Wait for Interrupt

1. Introduction

The Lattice Semiconductor RISC-V RX soft IP contains a 32-bit RISC-V processor core and several submodules – Platform Level Interrupt Controller (PLIC), Core Local Interrupter (CLINT), and Watchdog. The CPU core supports the RV32IMACF instruction set and the debug feature which is JTAG – IEEE 1149.1 compliant. The modules outside are accessed by the processor core using AXI or Local Bus Interface.

The design is implemented in Verilog HDL. It can be configured and generated using the Lattice Propel™ Builder software. It is targeted for ECP5™, ECP5-5G™, Lattice Avant™, MachXO5™-NX, CrossLink™-NX, Certus™-NX, and CertusPro™-NX FPGA devices. The design is implemented using Lattice Radiant™ software Place and Route tool integrated with the Synplify Pro® synthesis tool.

1.1. Quick Facts

Table 1.1 presents a summary of the RISC-V RX CPU IP Core.

Table 1.1 RISC-V RX Soft IP Quick Facts

IP Requirements	Supported FPGA Families	ECP5, ECP5-5G, Lattice Avant, MachXO5-NX, CrossLink-NX, Certus-NX, CertusPro-NX
Resource Utilization	Targeted Devices	LAE5U, LAE5UM, LFE5U, LFE5UM, LFE5UM5G, LAV-AT, LFMXO5, LIFCL, LFD2NX, LFCPNX
	Supported User Interfaces	AXI Interface, Local Bus Interface
	Resources	See Table A.1 and Table A.2 .
Design Tool Support	Lattice Implementation	IP Core Version 2.4.0 – Lattice Propel Builder 2024.1, Lattice Radiant 2024.1
	Simulation	For a list of supported simulators, see the Lattice Radiant and Lattice Diamond™ software user guide.

1.2. Features

The RISC-V RX soft IP has the following features:

- RV32IMACF instruction set
 - Five-stage pipeline
 - Three privilege modes supported: Machine mode, Supervisor mode, and User mode
 - Instruction Cache and Data Cache
 - Support for the AXI4 bus standard for data port
 - Debug through Gnu Debugger (GDB) and Open On-Chip Debugger (OpenOCD)
 - PLIC module
 - CLINT module
 - Watchdog module
 - Benchmark and Frequency:
 - Balanced mode: 1.21 DMIPS/MHz performance; 130 MHz (sp9)/110 MHz (sp7) on CertusPro-NX device
- Note:** f_{max} is based on:
- Standalone processor core
 - Radiant 2023.1 production build, with 9_High-Performance_1.0V (sp9) and 7_High[1]Performance_1.0V (sp7)

1.3. Conventions

The nomenclature used in this document is based on Verilog HDL.

1.4. Licensing and Ordering Information

The RX CPU IP is provided at no additional cost with the Lattice Propel design environment. The IP can be fully evaluated in hardware without requiring an IP license string.

2. Functional Descriptions

2.1. Overview

The RISC-V RX IP processes data and instructions while monitoring external interrupts. As shown in Figure 2.1, the CPU IP has a 32-bit processor core and submodules. Among submodules, PLIC and CLINT/Watchdog are required, while Local UART is optional. The AXI Instruction Port and both TCM ports are also optional.

The 32-bit processor can use the AXI Instruction Port or the local instruction port to fetch instructions from an external AXI device or a TCM, respectively. The processor can use the AXI Data Port or the local data port to access data. Among these AXI and local bus ports, the AXI Instruction Port and both TCM local bus ports, as shown in Figure 2.1, are optional in the RX configuration dialog. But either the AXI Instruction Port or both of the TCM ports must be enabled to make the RX core perform normally.

The CPU core, bridges, MUX, PLIC, and UART run in the fast system clock domain. The CLINT and the Watchdog run in both the fast system clock domain and the slow real time clock domain. The Debug module runs in both the system clock domain and the JTAG clock domain.




Figure 2.1. RISC-V RX Soft IP Diagram (with All Features Enabled)

2.2. Modules Description

2.2.1. RISC-V Processor Core

Figure 2.2 shows the processor core block diagram.




Figure 2.2. RISC-V RX Processor Core Block Diagram

2.2.1.1. Processor Modes

Version 24.1.0 of the RX core supports three processor modes, Lite, Balanced, and Advanced. Lite Mode is designed for smaller areas. Balanced Mode is designed for the balance of performance and resource utilization. Advanced Mode supports all features of the RX core. The three modes have the same configuration for CSR, submodule, and interface. The detailed differences between them are shown in Table 2.1.

Table 2.1. Processor Modes

Mode	Lite	Balanced	Advanced
Misa value	0x224	0x141145	0x141165
Extension	IMC	IMAC	IMACF
I Cache	Not supported	Supported	Supported
D Cache	Not supported	Supported	Supported
Soft Reset	Not supported	Supported	Supported
Configurable Reset Vector	Not supported	Supported	Supported
PMP	Not supported	Supported	Supported

You can select the processor mode through the general tab of Module/IP block wizard GUI as needed (Figure 2.3).




Figure 2.3. Select Processor Mode

2.2.1.2. A Extension Support

Version 24.1.0 of the RX balanced core supports A Extension. For more details, refer to the related chapter of RISC-V Instruction Set Manual Volume I: Unprivileged ISA (Version 20191213).

A Extension is only supported when TCM is enabled. The address accessed by A Extension instructions is only legal in the address space of the TCM. To support A Extension, the TCM must be updated to the latest 24.1.0 version and the ATOMIC checkbox must be checked.

2.2.1.3. F Extension Support

The RX core supports F Extension. For more details, refer to the related chapter of RISC-V Instruction Set Manual Volume I: Unprivileged ISA (Version 20191213).

2.2.1.4. Control and Status Registers

The processor core supports three privilege modes. All supported Control and Status Registers (CSRs) are listed in Table 2.2.

Table 2.2. RISC-V Processor Core Control and Status Registers

Number	Privilege	Name	Description
Supervisor Trap Setup			
0x100	SRW	sstatus	Supervisor status register.
0x104	SRW	sie	Supervisor interrupt enable register.
0x105	SRW	stvec	Supervisor trap handler base address.
0x106	SRW	scounter	Supervisor counter-enable register.
Supervisor Trap Handling			
0x140	SRW	sscratch	Scratch register for supervisor trap handlers.
0x141	SRW	sepc	Supervisor exception program counter.

Number	Privilege	Name	Description
0x142	SRW	scause	Supervisor trap cause.
0x143	SRW	stval	Supervisor bad address or instruction.
0x144	SRW	sip	Supervisor interrupt pending.
Machine Information Registers			
0xF11	MRO	mvendorid	Vendor ID.
0xF12	MRO	marchid	Architecture ID.
0xF13	MRO	mimpid	Implementation ID.
0xF14	MRO	mhartid	Hardware thread ID.
Machine Trap Setup			
0x300	MRW	mstatus	Machine status register.
0x301	MRO	misa	ISA and extensions.
0x302	MRW	medeleg	Machine exception delegation register.
0x303	MRW	mideleg	Machine interrupt delegation register.
0x304	MRW	mie	Machine interrupt enable register.
0x305	MRW	mtvec	Machine trap handler base address.
0x306	MRW	mcounteren	Machine counter-enable register.
Machine Trap Handling			
0x340	MRW	mscratch	Scratch register for machine trap handlers.
0x341	MRW	mepc	Machine exception program counter.
0x342	MRO	mcause	Machine trap cause.
0x343	MRO	mtval	Machine bad address or instruction.
0x344	MRW	mip	Machine interrupt pending.
Machine Counter/Timers			
0xB00	MRW	mcycle	Machine cycle counter.
0xB02	MRW	minstret	Machine instructions-retired counter.
0xB80	MRW	mcycleh	Upper 32 bits of mcycle.
0xB82	MRW	minstreth	Upper 32 bits of minstret.
PMP			
0x3A0	MRW	pmpcfg0	PMP config register 0.
0x3B0	MRW	pmpaddr0	PMP address register 0.
0x3B1	MRW	pmpaddr1	PMP address register 1.
0x3B2	MRW	pmpaddr2	PMP address register 2.
0x3B3	MRW	pmpaddr3	PMP address register 3.
Unprivileged Floating-Point CSRs			
0x001	URW	fflags	Floating-point accrued exceptions.
0x002	URW	frm	Floating-point dynamic rounding mode.
0x003	URW	fcsr	Floating-point control and status register (frm + fflags).

2.2.1.5. Privilege Modes

The processor supports User, Supervisor, and Machine mode. Along with corresponding CSR registers, [Figure 2.4](#) shows two typical software stacks:

- A simple system that supports only a single application running on an application execution environment (AEE). The application is coded to run with a particular application binary interface (ABI). ABI includes the supported user-level Instruction Set Architecture (ISA) plus a set of ABI calls to interact with the AEE. The ABI hides details of the AEE from the application to allow greater flexibility in implementing the AEE.
- Meanwhile, a conventional operating system (OS) can provide AEE and ABI. The OS interfaces with a supervisor execution environment (SEE) via a supervisor binary interface (SBI). An SBI comprises the user-level and supervisor-level ISA together with a set of SBI function calls.




Figure 2.4. Various Forms of Privileged Execution

2.2.1.6. Interrupt

There are four types of interrupts, External Interrupt from PLIC in Machine mode or Supervisor mode, Software Interrupt, Timer Interrupt from CLINT, and Non-Maskable Interrupt from outside.

- External Interrupt
 - In this version, the RX processor core expands the number of external interrupts to 32 in total, and 30 of them are available to you.
- NMI
 - A basic non-maskable interrupt (NMI) is supported in the RX core. There is a Control and Status Register (CSR) named mnvec for you to set specific trap entry for NMI routine. Its CSR address is 0x7C0.
 - There is a input port nminterrupt for the incoming interrupt. When there is an asserted input, the PC jumps to the address stored in mnvec. For other types of interrupts, it jumps to mtvec. Below is an example asm code:

```
#define CSR_MNVEC          0x7C0
...
la t0, trap_entry_nmi
csw CSR_MNVEC, t0
```

- The current NMI implementation is non-recoverable. It is expected for the processor to jump into the correct interrupt service, but there is no guarantee for how it gets returned. General interrupt has the mepc CSR register to store the PC address before jumping to the interrupt, so that when the processor returns from it, mepc is used to restore the previous PC address. NMI does not have such a register. When the processor comes back from NMI, it may go out of control.

Note: there is a task group aiming to define the recoverable NMI, which is still on track, with no stable draft specification yet.

By default, interrupts are handled in Machine mode. Considering Supervisor mode is supported, it is possible to delegate certain interrupts to Supervisor mode.

2.2.1.7. Exception

If an exception occurs, the processor core stops the corresponding instruction, flushes all previous instructions, and waits until the terminated instruction reaches the writeback stage before jumping to the exception service routine.

2.2.1.8. Cache

Only the RX core in Advanced or Balanced Mode has caches. The cacheable address range of both Instruction cache and Data cache is 1 GB, from 0x0000_0000 to 0x3FFF_FFFF. For details, you can refer to the [Memory Map](#) section.

Both Instruction Cache and Data Cache have the following configurations:

- cache size: 4096 bytes
- 32 bytes per cache line
- 2-way set associative

The cache strategy for data cache is write through. The cache eviction policy of both caches is round robin. To flush the caches, refer to annotations of cache.h in the driver codes. There are three APIs to be used to flush either the instruction or data cache at the run time.

2.2.1.9. Low Power Mode

The processor core enters low power mode when it executes the Wait for Interrupt (WFI) instruction. The program counter halts during the low power mode. The processor wakes up if there is an external/timer interrupt.

2.2.1.10. Branch Prediction

The RX core uses dynamic target prediction for branches when cache is enabled and the core is in Advanced or Balanced mode.

2.2.1.11. Debug

The processor core supports the IEEE-1149.1 JTAG debug logic with two hardware breakpoints.

You can enable a signal to control the debug on/off in run-time (Figure 2.5). Figure 2.6 shows the JTAG types supported.




Figure 2.5. Enable Debug On Off Control Port




Figure 2.6. JTAG Type

When configuring Soft JTAG, RX core exports a set of JTAG signals. You need to assign FPGA pins manually. For the Soft JTAG signals information, refer to [Soft JTAG Interface](#). For the Soft JTAG ports assigning and corresponding setting information in Lattice Radiant software, refer to [Appendix B](#).

Note: To use the debug module, it is required to allow writes from data port to instruction memory in the SoC. Single-port instruction memory is not allowed to debug.

2.2.1.12. Physical Memory Protection (PMP)

The PMP unit provides Machine mode control registers to limit the access of different regions of physical memory with different privileges, including read, write, and execute, for RV32 systems. To support Lattice RISC-V products, the PMP structure only supports the top boundary of an arbitrary range (TOR) mode with up to four entries and the granularity is 0. Our design follows the RISC-V Privileged Specification (Version 1.12).

PMP entries are described by an 8-bit configuration register and one 32-bit address register. These two kinds of registers are packed into CSRs to minimize context-switch time. The PMP configuration registers named `pmpcfg#` determine the permission and addressing mode for protection regions. The PMP address registers named `pmpaddr#` contain the address for corresponding regions. # indicates the serial number of register.

This PMP unit partitions the memory range to four pages. There are only four entries for this unit instead of 16 or 64 entries as in the RISC-V Specification. In other words, in this PMP unit, there is only one PMP configuration register, `pmpcfg0`, and four PMP address registers, `pmpaddr0`–`pmpaddr3`. All the registers fields are WARL registers.

- PMP Configuration Registers

Each `pmpcfg#` register contains four, 8-bits `pmp#cfg` register fields to describe the access privileges corresponding to four `pmpaddr#` for the RV32 system. As mentioned above, only `pmpcfg0` is used in this unit and its associated number in CSRs is `0x3A0`, as shown in [Figure 2.7](#).




Figure 2.7. RV32 PMP Configuration CSR Layout

Table 2.3 shows the layout of one pmp#cfg register inside pmpcfg0.

Table 2.3. pmp#cfg Register Format

Field	Name	Access	Width	Description		
[7]	L	WARL	1	The PMP entry is locked.		
[6:5]	0	WARL	2	—		
[4:3]	A	WARL	2	Encoding the address-matching mode of the associate PMP address register.		
				Value	Mode	Description
				0	OFF	Null region, disabled
				1	TOR	Top of range
[2]	X	WARL	2	When set, PMP entry permits instruction execution. When clear, instruction execution is denied.		
[1]	W	WARL	2	When set, PMP entry permits write. When clear, write is denied.		
[0]	R	WARL	2	When set, PMP entry permits read. When clear, read is denied.		

The R, W, and X bits determine whether this entry allows read, write, or execute respectively.

The A bits encode the address-matching mode. Unlike described in RISC-V Privileged Specification (Version 20211203), this field can only be in two modes, OFF or TOR. The NA4 and NAPOT modes are reserved for future requirements. The L bit indicates whether the entry is locked. When the the L bit is set, writes to configuration register and related address registers are ignored. Locked PMP entries are unlocked when the hart is reset. For instance, if the entry i is locked, writes to pmpicfg and pmpaddri are ignored. Additionally, in TOR mode, writing to pmpaddri-1 is also ignored.

- PMP Address Registers

Each pmpaddr# indicates the bits [33:2] of a 34-bits physical address for RV32 systems, as shown in Figure 2.8. Four pmpaddr# are initialized in this unit and their associated numbers in CSRs are 0x3B0 to 0x3B3.




Figure 2.8. PMP Address Register Format, RV32

- Priority and Matching Logics

As shown in Table 2.4, this section describes the logic to verify the access to some region in physical memory. A PMP entry needs to fully match all bytes of an access and then the L, R, W, and X bits determine whether the access passes or fails. If L is clear and the privilege mode is M-Mode, the access succeeds. If L is set, or L is clear with the privilege mode in U-Mode or S-Mode, the access is determined by R, W, X bits. If no PMP entry matches an M-Mode access, the access succeeds. If no PMP entry matches an S-Mode or U-Mode access, but at least one entry is implemented, the access fails. If at least one access fails, an access-fault exception is generated. The L bit cannot be clear until system resets.

- In the scope of a system, cfu index identifies a configured interface implemented by a CFU. When one CFU implements multiple configured interfaces, different CFU_IDs identify which CFU must process the request.
2. The second step is the CPU issuing custom function instructions. The specific function of a CF is defined by customers and identified by custom function identifier (CF_ID). Each CFU packages a set of relevant custom functions. Each CF needs to be implemented by the hardware logic in CFU. You can design the CFU, according to specific scenarios.

In terms of CF instruction format, we reuse three CF formats/major opcodes: custom-0, custom-1, custom-2. These correspond to three different instructions encoding types: R-type, I-type, and flex-type.

- Custom-0 R-type encoding
 - Assembly instruction: cfu_reg cf_id, rd, rs1, rs2
 - An R-type CF instruction issues a CFU request for a zero-extended 10-bit CF_ID cf_id with two source register operands identified by rs1 and rs2. The CFU response data is written to destination register rd.




Figure 2.10. CFU R-type Instruction Encoding

- Custom-1 I-type encoding
 - Assembly instruction: cfu_imm cf_id, rd, rs1, imm
 - An I-type CF instruction issues a CFU request for a zero-extended 4-bit CF_ID cf_id with one source register operand identified by rs1 and a signed-extended 8-bit immediate value imm. The CFU response is written to destination register rd.




Figure 2.11. CFU I-type Instruction Encoding

- Custom-2 flex-type encoding
 - Assembly instruction: cfu_flex cf_id, rs1, rs2
 - A flex-type CF instruction issues a CFU request for a zero-extended 10-bit CF_ID cf_id with two source register operands identified by rs1 and rs2. There is no destination register and CFU response data is discarded. The instruction is executed purely for its effect upon the selected state context of the selected CFU.




Figure 2.12. CFU Flex-type Instruction Encoding

Alternatively, the cfu_flex25 form of instruction issues an arbitrary 25-bit custom instruction.




Figure 2.13. CFU Flex-type Instruction Alternate Encoding

A flex-type CF instruction may be used with a CFU-L2 request raw instruction field req_insn to provide an arbitrary 25-bit custom request to a CFU. The absence of an integer destination register field is a feature that provides added, CPU-uninterpreted, custom instruction bits to a CFU.

When the CPU issues a custom instruction, it produces a CFU request which has three sources: the fields of instruction, two source operands from the register file and/or an immediate field of instruction, and the cfu_id and state_id fields of mcfu_selector (Figure 2.14). The CFU request may include the CFU_ID, STATE_ID, raw instruction, CF_ID, and operands. The CFU_ID identifies which CFU must process the request. The CFU includes state context(s) and a data path. The STATE_ID selects the state context to use for this request. The CFU processes the request, possibly updating this state context, and produces a CFU response, which may include the response data. The CPU commits the custom function instruction by writing the response data to the destination register.




Figure 2.14. Execution of a Custom Function Instruction

Following is a code example illustrating CPU issuing stateful CF instructions f0 and f1 to CFU0, f2 and f3 to CFU1, and f4 to CFU0 again.

```

csrw mcfu_selector,x20 ; select CFU_ID=0 and STATE_ID=HART_ID
cfu_reg 0,x3,x1,x2 ; u0.f0
cfu_reg 1,x6,x5,x4 ; u0.f1
csrw mcfu_selector,x21 ; select CFU_ID=1 and STATE_ID=HART_ID
cfu_reg 2,x9,x7,x8 ; u1.f2
cfu_reg 3,x12,x11,x10 ; u1.f3
csrw mcfu_selector,x20 ; select CFU_ID=0 and STATE_ID=HART_ID again
cfu_reg 4,x15,x13,x14 ; u0.f4
    
```

1. Write mcfu_selector for CFU_ID=0 and STATE_ID=HART_ID, issue two CF instructions to CFU0.
2. Write mcfu_selector for CFU_ID=1 and STATE_ID=HART_ID, issue two CF instructions to CFU1.
3. Write mcfu_selector for CFU_ID=0 and STATE_ID=HART_ID, issue one CF instruction to CFU0.

2.2.2. Submodules

All the submodules are covered in this section. Every submodule has a fixed base address. See [Table 2.20](#).

2.2.2.1. Platform Level Interrupt Controller

The PLIC module is compliant with the RISC-V Platform-Level Interrupt Controller Specification (Version 1.0).

When the IRQ resource and the RX core are in different clock domains, you can add the CDC Register to a certain IRQ interface. The CDC register is realized by a two-stage synchronizer. As shown in [Figure 2.15](#), you can enable the CDC register in any enabled IRQ interface.




Figure 2.15. Enable CDC Register

The PLIC multiplexes various device interrupts onto the external interrupt lines of Hart contexts, with hardware support for interrupt priorities. The context refers to the specific privilege mode in the specific Hart of specific RISC-V processor instance. PLIC supports up to 31 external interrupts and 0 is reserved. These interrupts are of seven priority levels, and each one has a corresponding interrupt ID, starting from 1. The first input interrupt (#1) is fixed to Watchdog Timer device.

The PLIC has two interrupt output signals connected to external interrupt inputs of the CPU – one for Machine mode, and the other for Supervisor mode.

Figure 2.16 shows the block diagram of PLIC operation parameter. An example for how it works: interrupt input 1 gets asserted, it goes through the Gateway and sets Interrupt Pending bit of the Source. If its Interrupt Enable (IE) is set, the priority value can be passed and compared to other inputs all the way through the chain. The interrupt ID is similarly forwarded. So, if the Max Priority is larger than the threshold, External Interrupt Pending (EIP) can be asserted and sent to the processor. Meanwhile, the Gateway blocks subsequent interrupts from being forwarded until the current interrupt has been completed. Target 0 goes to Machine mode external interrupt, and Target 1 goes to Supervisor mode external interrupt.




Figure 2.16. PLIC Operation Parameter Block Diagram

The following register blocks are defined in PLIC:

- Interrupt Priorities Registers

Each PLIC interrupt source can be assigned a priority by writing to its 32-bit memory-mapped priority register. A priority value of 0 is reserved to mean never interrupt and effectively disables the interrupt. Priority 1 is the lowest active priority while the maximum level of priority depends on user settings. For example, the highest priority is 3 if the width of PLIC Priority Register is set to two. Ties between global interrupts of the same priority are broken by the Interrupt ID. Interrupts with the lowest ID have the highest effective priority.

The base address of Interrupt Source Priority block within PLIC Memory Map region is fixed at 0x000000.

- Interrupt Pending Bits Registers

The current status of the interrupt source pending bits in the PLIC core can be read from the pending array, organized as 32-bit register. The pending bit for interrupt ID N is stored in bit N. Bit 0 of word 0, which represents the non-existent interrupt source 0, is hardwired to zero.

A pending bit in the PLIC core can be cleared by setting the associated enable bit then performing a claim.

The base address of Interrupt Pending Bits block within PLIC Memory Map region is fixed at 0x001000.

- Interrupt Enables Registers

Each global interrupt can be enabled by setting the corresponding bit in the enables registers. The enables registers are accessed as a contiguous array of 32-bit registers, packed the same way as the pending bits. Bit 0 of enable register 0 represents the non-existent interrupt ID 0 and is hardwired to 0. PLIC has two Interrupt Enable blocks, one for each context.

The context refers to the specific privilege mode in the specific Hart of specific RISC-V processor instance.

For the current IP, context 0 refers to hart 0 Machine Mode and context 1 refers to hart 0 Supervisor Mode.

The base address of Interrupt Enable Bits block within PLIC Memory Map region is fixed at 0x002000.

- Priority Thresholds Registers

PLIC provides context-based threshold register for the settings of an interrupt priority threshold of each context. The threshold register is a WARL field. The PLIC masks all PLIC interrupts of a priority less than or equal to threshold. For example, a threshold value of zero permits all interrupts with non-zero priority.

The base address of the Priority Thresholds Registers block is located at 4K alignment starting from offset 0x200000.

- Interrupt Claim Registers

The PLIC can perform an interrupt claim by reading the Claim/Complete Registers, which return the ID of the highest priority pending interrupt or zero if there is no pending interrupt. A successful claim also atomically clears the corresponding pending bit on the interrupt source.

The PLIC can perform a claim at any time and the claim operation is not affected by the setting of the Priority Thresholds Registers.

The Interrupt Claim Process Register is context-based and is located at 4K alignment + 4 starting from offset 0x200000.

- Interrupt Completion Registers

The PLIC signals the completion of executing an interrupt handler by host signaling the PLIC and writing the interrupt ID received from the claim to the Claim/Complete Register. The PLIC does not check whether or not the completion ID is the same as the last claim ID for that target. If the completion ID does not match an interrupt source that is currently enabled for the target, the completion is silently ignored.

The Interrupt Completion Registers are context-based and located at the same address as the Interrupt Claim Process Register, which is at 4K alignment + 4 starting from offset 0x200000.

[Table 2.5](#) provides the description of PLIC registers.

Table 2.5. PLIC Registers

Offset	Name	Description															
0x00_0000	—	Reserved Interrupt source 0 does not exist.															
0x00_0004	PLIC_PRIORITY_SRC1	<p>Interrupt Source 1 Priority</p> <table border="1"> <thead> <tr> <th>Field</th> <th>Name</th> <th>Access</th> <th>Width</th> <th>Reset</th> </tr> </thead> <tbody> <tr> <td>[31:3]</td> <td>Reserved</td> <td>RO</td> <td>29</td> <td>0x0</td> </tr> <tr> <td>[2:0]</td> <td>Priority</td> <td>RW</td> <td>3</td> <td>0x0</td> </tr> </tbody> </table> <p>Priority: Sets the priority for a given global interrupt.</p>	Field	Name	Access	Width	Reset	[31:3]	Reserved	RO	29	0x0	[2:0]	Priority	RW	3	0x0
Field	Name	Access	Width	Reset													
[31:3]	Reserved	RO	29	0x0													
[2:0]	Priority	RW	3	0x0													
0x00_0008 0x00_007C	PLIC_PRIORITY_SRC2 ... PLIC_PRIORITY_SRC31	Same as PLIC_PRIORITY_SRC1.															
...	—	—															
0x00_1000	PLIC_PENDING1	<p>PLIC Interrupt Pending Register 1</p> <table border="1"> <thead> <tr> <th>Field</th> <th>Name</th> <th>Access</th> <th>Width</th> <th>Reset</th> </tr> </thead> <tbody> <tr> <td>[31:1]</td> <td>PendingN</td> <td>RO</td> <td>31</td> <td>0x0</td> </tr> <tr> <td>[0]</td> <td>Pending0</td> <td>RO</td> <td>1</td> <td>0x0</td> </tr> </tbody> </table> <p>Pending0: Non-existent global interrupt 0 is hardwired to zero. PendingN: Equal to PLIC_PENDING1[N], pending bit for global interrupt N.</p>	Field	Name	Access	Width	Reset	[31:1]	PendingN	RO	31	0x0	[0]	Pending0	RO	1	0x0
Field	Name	Access	Width	Reset													
[31:1]	PendingN	RO	31	0x0													
[0]	Pending0	RO	1	0x0													
...	—	—															
0x00_2000	PLIC_ENABLE1_M	<p>PLIC Interrupt Enable Register 1 for Hart 0 M-Mode</p> <table border="1"> <thead> <tr> <th>Field</th> <th>Name</th> <th>Access</th> <th>Width</th> <th>Reset</th> </tr> </thead> <tbody> <tr> <td>[31:1]</td> <td>EnableN</td> <td>RW</td> <td>1</td> <td>0x0</td> </tr> <tr> <td>[0]</td> <td>Enable0</td> <td>RO</td> <td>1</td> <td>0x0</td> </tr> </tbody> </table> <p>Enable0: Non-existent global interrupt 0 is hardwired to zero. EnableN: Equal to PLIC_ENABLE_M[N], enable bit for global interrupt N.</p>	Field	Name	Access	Width	Reset	[31:1]	EnableN	RW	1	0x0	[0]	Enable0	RO	1	0x0
Field	Name	Access	Width	Reset													
[31:1]	EnableN	RW	1	0x0													
[0]	Enable0	RO	1	0x0													
...	—	—															
0x00_2080	PLIC_ENABLE1_S	<p>PLIC Interrupt Enable Register 1 for Hart 0 S-Mode</p> <table border="1"> <thead> <tr> <th>Field</th> <th>Name</th> <th>Access</th> <th>Width</th> <th>Reset</th> </tr> </thead> <tbody> <tr> <td>[31:1]</td> <td>EnableN</td> <td>RW</td> <td>1</td> <td>0x0</td> </tr> <tr> <td>[0]</td> <td>Enable0</td> <td>RO</td> <td>1</td> <td>0x0</td> </tr> </tbody> </table> <p>Enable0: Non-existent global interrupt 0 is hardwired to zero. EnableN: Equal to PLIC_ENABLE_S[N], enable bit for global interrupt N.</p>	Field	Name	Access	Width	Reset	[31:1]	EnableN	RW	1	0x0	[0]	Enable0	RO	1	0x0
Field	Name	Access	Width	Reset													
[31:1]	EnableN	RW	1	0x0													
[0]	Enable0	RO	1	0x0													
...	—	—															

Offset	Name	Description															
0x20_0000	PLIC_THRESHOLD1_M	<p>PLIC Interrupt Priority Threshold Register for Hart 0 M-Mode</p> <table border="1"> <thead> <tr> <th>Field</th> <th>Name</th> <th>Access</th> <th>Width</th> <th>Reset</th> </tr> </thead> <tbody> <tr> <td>[31:3]</td> <td>Reserved</td> <td>RO</td> <td>29</td> <td>0x0</td> </tr> <tr> <td>[2:0]</td> <td>Threshold</td> <td>RW</td> <td>3</td> <td>0x0</td> </tr> </tbody> </table> <p>Threshold: Sets the priority threshold.</p>	Field	Name	Access	Width	Reset	[31:3]	Reserved	RO	29	0x0	[2:0]	Threshold	RW	3	0x0
Field	Name	Access	Width	Reset													
[31:3]	Reserved	RO	29	0x0													
[2:0]	Threshold	RW	3	0x0													
0x20_0004	PLIC_CLAIM_1_M	<p>PLIC Claim Register for Hart 0 M-Mode</p> <table border="1"> <thead> <tr> <th>Field</th> <th>Name</th> <th>Access</th> <th>Width</th> <th>Reset</th> </tr> </thead> <tbody> <tr> <td>[31:0]</td> <td>Claim</td> <td>RO</td> <td>32</td> <td>0x0</td> </tr> </tbody> </table> <p>Claim: Read-only field, which returns the ID of the highest priority pending interrupt or zero if there is no pending interrupt. A successful claim also atomically clears the corresponding pending bit on the interrupt source.</p>	Field	Name	Access	Width	Reset	[31:0]	Claim	RO	32	0x0					
Field	Name	Access	Width	Reset													
[31:0]	Claim	RO	32	0x0													
0x20_0004	PLIC_COMPLETE_1_M	<p>PLIC Complete Register for Hart 0 M-Mode</p> <table border="1"> <thead> <tr> <th>Field</th> <th>Name</th> <th>Access</th> <th>Width</th> <th>Reset</th> </tr> </thead> <tbody> <tr> <td>[31:0]</td> <td>Completion</td> <td>WO</td> <td>32</td> <td>0x0</td> </tr> </tbody> </table> <p>Completion: Write-only field, write to it to complete interrupt process.</p>	Field	Name	Access	Width	Reset	[31:0]	Completion	WO	32	0x0					
Field	Name	Access	Width	Reset													
[31:0]	Completion	WO	32	0x0													
...	—	—															
0x20_1000	PLIC_THRESHOLD1_S	<p>PLIC Interrupt Priority Threshold Register for Hart 0 S-Mode</p> <table border="1"> <thead> <tr> <th>Field</th> <th>Name</th> <th>Access</th> <th>Width</th> <th>Reset</th> </tr> </thead> <tbody> <tr> <td>[31:3]</td> <td>Reserved</td> <td>RO</td> <td>29</td> <td>0x0</td> </tr> <tr> <td>[2:0]</td> <td>Threshold</td> <td>RW</td> <td>3</td> <td>0x0</td> </tr> </tbody> </table> <p>Threshold: Sets the priority threshold.</p>	Field	Name	Access	Width	Reset	[31:3]	Reserved	RO	29	0x0	[2:0]	Threshold	RW	3	0x0
Field	Name	Access	Width	Reset													
[31:3]	Reserved	RO	29	0x0													
[2:0]	Threshold	RW	3	0x0													
0x20_1004	PLIC_CLAIM_1_S	<p>PLIC Claim Register for Hart 0 S-Mode</p> <table border="1"> <thead> <tr> <th>Field</th> <th>Name</th> <th>Access</th> <th>Width</th> <th>Reset</th> </tr> </thead> <tbody> <tr> <td>[31:0]</td> <td>Claim</td> <td>RO</td> <td>32</td> <td>0x0</td> </tr> </tbody> </table> <p>Claim: Read-only field, which returns the ID of the highest priority pending interrupt or zero if there is no pending interrupt. A successful claim also atomically clears the corresponding pending bit on the interrupt source.</p>	Field	Name	Access	Width	Reset	[31:0]	Claim	RO	32	0x0					
Field	Name	Access	Width	Reset													
[31:0]	Claim	RO	32	0x0													
0x20_1004	PLIC_COMPLETE_1_S	<p>PLIC Complete Register for Hart 0 S-Mode</p> <table border="1"> <thead> <tr> <th>Field</th> <th>Name</th> <th>Access</th> <th>Width</th> <th>Reset</th> </tr> </thead> <tbody> <tr> <td>[31:0]</td> <td>Completion</td> <td>WO</td> <td>32</td> <td>0x0</td> </tr> </tbody> </table> <p>Completion: Write-only field, write to it to complete interrupt process.</p>	Field	Name	Access	Width	Reset	[31:0]	Completion	WO	32	0x0					
Field	Name	Access	Width	Reset													
[31:0]	Completion	WO	32	0x0													

2.2.2.2. Core Local Interrupter

The CLINT module implements mtime, mtimecmp, and some other memory-mapped CSR registers that are associated with timer and software interrupts.

There are two clocks for CLINT. The msip register is clocked by the system clock, while the mtimecmp and mtime are clocked by a real time clock which is typically 32 kHz for Lattice FPGA.

For Lattice Avant family devices, you cannot directly get the 32 kHz output from OSC and PLL. Thus, a 512 clock divider is designed for the real-time clock port of the RX core, clk_realtime_i. It is recommended the input of the real-time clock port be a 16.384 MHz clock signal, and it can later provide the 32 kHz clock signal to mtimecmp and mtime registers. It is also legal to set up a personal-defined real-time clock. Note the CLINT_MTIME register is driven by the real-time clock. Therefore, it is required to calculate the timer counter register based on the personal-defined clock. It is safe and recommended to block the real-time and system clock by adding constraints after synthesis to avoid any unexpected timing analysis during place and route.

For other family devices, you can directly configure a 32 kHz output on OSC. Then, you can connect this low frequency clock to the real time clock port.

Table 2.6 provides the descriptions of CLINT registers.

Table 2.6. CLINT Registers

Offset	Name	Description															
0x00_0000	CLINT_MSIP	<p>MSIP Register for hart 0</p> <table border="1"> <thead> <tr> <th>Field</th> <th>Name</th> <th>Access</th> <th>Width</th> <th>Reset</th> </tr> </thead> <tbody> <tr> <td>[31:1]</td> <td>Reserved</td> <td>RO</td> <td>31</td> <td>0x0</td> </tr> <tr> <td>[0]</td> <td>msip</td> <td>RW</td> <td>1</td> <td>0x0</td> </tr> </tbody> </table> <p>msip: Reflects the memory-mapped MSIP bit of the mip CSR Register. Writing a 1 in msip field results in the generation of software interrupt.</p>	Field	Name	Access	Width	Reset	[31:1]	Reserved	RO	31	0x0	[0]	msip	RW	1	0x0
Field	Name	Access	Width	Reset													
[31:1]	Reserved	RO	31	0x0													
[0]	msip	RW	1	0x0													
...	—	—															
0x00_4000	CLINT_MTIMECMP_L	<p>Machine Timer Register – mtimecmp</p> <table border="1"> <thead> <tr> <th>Field</th> <th>Name</th> <th>Access</th> <th>Width</th> <th>Reset</th> </tr> </thead> <tbody> <tr> <td>[31:0]</td> <td>mtimecmp_l</td> <td>RW</td> <td>32</td> <td>Unchanged</td> </tr> </tbody> </table> <p>mtimecmp_l: Lower 32 bits of mtimecmp CSR Register. The first reset value is 0xFFFF_FFFF, after first write, the reset does not change the value of this field.</p>	Field	Name	Access	Width	Reset	[31:0]	mtimecmp_l	RW	32	Unchanged					
Field	Name	Access	Width	Reset													
[31:0]	mtimecmp_l	RW	32	Unchanged													
0x00_4004	CLINT_MTIMECMP_H	<p>Machine Timer Register – mtimecmp</p> <table border="1"> <thead> <tr> <th>Field</th> <th>Name</th> <th>Access</th> <th>Width</th> <th>Reset</th> </tr> </thead> <tbody> <tr> <td>[31:0]</td> <td>mtimecmp_h</td> <td>RW</td> <td>32</td> <td>Unchanged</td> </tr> </tbody> </table> <p>mtimecmp_h: Higher 32 bits of mtimecmp CSR Register. The first reset value is 0xFFFF_FFFF, after first write, the reset does not change the value of this field.</p>	Field	Name	Access	Width	Reset	[31:0]	mtimecmp_h	RW	32	Unchanged					
Field	Name	Access	Width	Reset													
[31:0]	mtimecmp_h	RW	32	Unchanged													
...	—	—															
0x00_BFF8	CLINT_MTIME_L	<p>Machine Timer Register – mtime</p> <table border="1"> <thead> <tr> <th>Field</th> <th>Name</th> <th>Access</th> <th>Width</th> <th>Reset</th> </tr> </thead> <tbody> <tr> <td>[31:0]</td> <td>mtime_l</td> <td>RW</td> <td>32</td> <td>0x0</td> </tr> </tbody> </table> <p>mtime_l: Lower 32 bits of mtime CSR Register.</p>	Field	Name	Access	Width	Reset	[31:0]	mtime_l	RW	32	0x0					
Field	Name	Access	Width	Reset													
[31:0]	mtime_l	RW	32	0x0													

Offset	Name	Description										
0x00_BFFC	CLINT_MTIME_H	<p>Machine Timer Register – mtime</p> <table border="1"> <thead> <tr> <th>Field</th> <th>Name</th> <th>Access</th> <th>Width</th> <th>Reset</th> </tr> </thead> <tbody> <tr> <td>[31:0]</td> <td>mtime_h</td> <td>RW</td> <td>32</td> <td>0x0</td> </tr> </tbody> </table> <p>mtime_h: Higher 32 bits of mtime CSR Register.</p>	Field	Name	Access	Width	Reset	[31:0]	mtime_h	RW	32	0x0
Field	Name	Access	Width	Reset								
[31:0]	mtime_h	RW	32	0x0								

2.2.2.3. Watchdog Timer

The watchdog timer device (WDT) provides a simple two-stage timer controlled through one memory-mapped CSR register, WDCSR.

WDT waits a software-configured period of time with the expectation that system software re-initializes the watchdog state within this period of time. If this time period elapses without software re-init occurring, then a first-stage timeout register bit S1WTO is set within WDCSR that asserts an interrupt request output signal to notify the system of a stage 1 watchdog timeout. If a second period of time elapses without software re-init of the watchdog, then a second-stage timeout register bit S2WTO is set within WDCSR that generates a separate interrupt request output signal to notify the system of a stage 2 watchdog timeout.

For current IP, the stage 1 watchdog timeout is connected to PLIC input channel 1 and stage 2 watchdog timeout is connected to system reset.

The mtime CSR Register provides the time base for the watchdog timeout period. The timeout period itself – in units of watchdog clock tick – is specified by the WTOCNT field of the WDCSR CSR Register. When WDCSR is written, the WTOCNT value initializes a down counter that decrements with each watchdog tick.

The watchdog tick occurs when bit 14 of mtime transitions from 0 to 1. So the watchdog timeout period is 0.512 second, based on real-time clock of 32 kHz. Meanwhile, the maximum timeout period (WTOCNT = 0x3FF) is about 524 seconds.

WDT is included in the CLINT module. WDT shares the same base address with CLINT, 0xF200_0000. [Table 2.7](#) provides the description of WDT registers.

Table 2.7. WDT Registers

Offset	Name	Description																																			
0x00_D000	WDT_WDCSR	<p>Watchdog Register</p> <table border="1"> <thead> <tr> <th>Field</th> <th>Name</th> <th>Access</th> <th>Width</th> <th>Reset</th> </tr> </thead> <tbody> <tr> <td>[31:14]</td> <td>Reserved</td> <td>RO</td> <td>18</td> <td>0x0</td> </tr> <tr> <td>[13:4]</td> <td>WTOCNT</td> <td>RW</td> <td>10</td> <td>0x0</td> </tr> <tr> <td>[3]</td> <td>S2WTO</td> <td>RW</td> <td>1</td> <td>0x0</td> </tr> <tr> <td>[2]</td> <td>S1WTO</td> <td>RW</td> <td>1</td> <td>0x0</td> </tr> <tr> <td>[1]</td> <td>Reserved</td> <td>RW</td> <td>1</td> <td>0x0</td> </tr> <tr> <td>[0]</td> <td>WDEN</td> <td>RW</td> <td>1</td> <td>0x0</td> </tr> </tbody> </table> <p>WDEN: When set, enables the WDT. When clear, the WDT is disabled and S1WTO and S2WTO output signals are forced to be 0, de-asserted. When system reset is asserted, WDT is disabled accordingly by setting WDEN to 0.</p> <p>S1WTO: Stage 1 watchdog timeout, active high.</p> <p>S2WTO: Stage 2 watchdog timeout, active high.</p> <p>WTOCNT: 10-bit timeout counter. If it is non-zero and WDEN is set, it decrements every timeout period.</p>	Field	Name	Access	Width	Reset	[31:14]	Reserved	RO	18	0x0	[13:4]	WTOCNT	RW	10	0x0	[3]	S2WTO	RW	1	0x0	[2]	S1WTO	RW	1	0x0	[1]	Reserved	RW	1	0x0	[0]	WDEN	RW	1	0x0
Field	Name	Access	Width	Reset																																	
[31:14]	Reserved	RO	18	0x0																																	
[13:4]	WTOCNT	RW	10	0x0																																	
[3]	S2WTO	RW	1	0x0																																	
[2]	S1WTO	RW	1	0x0																																	
[1]	Reserved	RW	1	0x0																																	
[0]	WDEN	RW	1	0x0																																	

2.2.2.4. UART

There is an optional fixed memory assignment local UART. When enabling the UART Instance, `uart_txd_o` and `uart_rxd_i` are exported (Figure 2.17). For signals information, refer to [UART Ports](#).




Figure 2.17. Enable UART Ports

2.3. Signal Description

Table 2.8 to Table 2.14 list the ports of the RX CPU soft IP in different categories.

2.3.1. sysClock and Reset

The `system_resetrn_o` signal is driven in two ways. When debug is not enabled or if debug reset is not issued, `system_resetrn_o` is the passed value from the input reset signal `rstn_i`. It is asynchronous with input clock. When the debugger is enabled and debug reset is issued, the debug reset signal is synchronized to system clock domain and the `system_resetrn_o` is the output of the synchronized signal.

Table 2.8. Clock and Reset Ports

Name	Direction	Width	Description
<code>clk_system_i</code>	In	1	High speed system clock input.
<code>clk_realtime_i</code>	In	1	Low speed real time clock input.
<code>rstn_i</code>	In	1	System reset, active low.
<code>system_resetrn_o</code>	Out	1	Combined system reset and Debug Reset from JTAG.

2.3.2. Data Interface

The RX core provides an optional local bus port to connect TCM, while an extra optional AXI Interface for instruction port is available for accessing other memory mapped components such as a flash controller or DDR controller. AXI data ports are fixed. You can edit the AXI ID ports width, the Instruction and Data ports ID number, and instruction slice type based on request.

The RX core can configure three combinations of Local Memory Bus and AXI Interface in the Module/IP Block Wizard GUI as needed.

The first configuration is only enabling Local Bus in the Module/IP Block Wizard GUI (Figure 2.18). The RX core configures AXI data, Local Memory Bus data, and Local Memory Bus instruction ports. The RX can only fetch program instructions via the Local Bus Instruction Interface.




Figure 2.18. Enable Local Bus

In certain scenarios, there is a need to have an exported AXI instruction port. For example, the instruction may come from an external flash through a flash controller. The following two interface combinations can support this scenario. One is only enabling AXI Instruction Ports in the Module/IP Block Wizard GUI (Figure 2.19). The RX core configures AXI Interface. The RX core can fetch instructions from memory components like system memory or external DDR memory via the AXI Interface.




Figure 2.19. Enable AXI Instruction Ports

The other option is enabling Local Bus and AXI Instruction Ports at the same time (Figure 2.20). The RX core configures AXI data, Local Memory Bus data, and Local Memory Bus instruction ports. The RX core can access a program memory file stored in TCM through Local Memory Bus Interface and the other program memory file stored in external memory components through AXI Interface.




Figure 2.20. Enable Local Bus and AXI Instruction Ports

The RX core supports the write response. A write error on the local and AXI bus on the processor causes the Store/AMO access fault exception of the core, exception ID: 7.

Meanwhile, to remove potential dependency on other components at SoC level, there is an option for you to enable register slice for AXI-based instruction or data port, as shown in [Figure 2.1](#).

Table 2.9. Local Data Ports (Optional)

Name	Direction	Width	Group	Description
LOCAL_BUS_M_DATA_cmd_valid	Out	1	Local Bus Command	—
LOCAL_BUS_M_DATA_cmd_ready	In	1		—
LOCAL_BUS_M_DATA_cmd_payload_wr	Out	1		—
LOCAL_BUS_M_DATA_cmd_payload_uncached	Out	1		Fixed 1'b0.
LOCAL_BUS_M_DATA_cmd_payload_address	Out	32		—
LOCAL_BUS_M_DATA_cmd_payload_data	Out	32		—
LOCAL_BUS_M_DATA_cmd_payload_mask	Out	4		The width field of load or store instruction.
LOCAL_BUS_M_DATA_cmd_payload_size	Out	3		3'b101: an 8-word read burst transfer. 3'b010: a single burst transfer.
LOCAL_BUS_M_DATA_cmd_payload_last	Out	1		—
LOCAL_BUS_M_DATA_cmd_payload_exclusive	Out	1		Indicates it is an atomic transaction.
LOCAL_BUS_M_DATA_rsp_valid	In	1	Local Bus Read Response	—
LOCAL_BUS_M_DATA_rsp_payload_last	In	1		—
LOCAL_BUS_M_DATA_rsp_payload_data[31:0]	In	32		—
LOCAL_BUS_M_DATA_rsp_payload_error	In	1		—
LOCAL_BUS_M_DATA_rsp_payload_exclusive	In	1		1: Indicates the exclusive store succeeds. 0: Indicates the exclusive store fails.
LOCAL_BUS_M_DATA_inv_valid	In	1	Local Bus Invalidate Channel	—
LOCAL_BUS_M_DATA_inv_ready	Out	1		—
LOCAL_BUS_M_DATA_inv_payload_last	In	1		—
LOCAL_BUS_M_DATA_inv_payload_enable	In	1		—
LOCAL_BUS_M_DATA_inv_payload_address	In	32		—
LOCAL_BUS_M_DATA_ack_valid	Out	1	Local Bus Inv-Ack Channel	—
LOCAL_BUS_M_DATA_ack_ready	In	1		—
LOCAL_BUS_M_DATA_ack_payload_last	Out	1		—
LOCAL_BUS_M_DATA_ack_fragment_hit	Out	1		—

Table 2.10. Local Instruction Ports (Optional)

Name	Direction	Width	Group	Description
LOCAL_BUS_M_INSTR_cmd_valid	Out	1	Local Bus Command	—
LOCAL_BUS_M_INSTR_cmd_ready	In	1		—
LOCAL_BUS_M_INSTR_cmd_payload_wr	Out	1		Fixed 1'b0.
LOCAL_BUS_M_INSTR_cmd_payload_uncached	Out	1		Fixed 1'b0.
LOCAL_BUS_M_INSTR_cmd_payload_address	Out	32		—
LOCAL_BUS_M_INSTR_cmd_payload_data	Out	32		Fixed 32'b0.
LOCAL_BUS_M_INSTR_cmd_payload_mask	Out	4		Fixed 4'b0.

Name	Direction	Width	Group	Description
LOCAL_BUS_M_INSTR_cmd_payload_size	Out	3		3'b101: an 8-word read burst transfer. 3'b010: a single burst transfer.
LOCAL_BUS_M_INSTR_cmd_payload_last	Out	1		Fixed 4'b0.
LOCAL_BUS_M_INSTR_rsp_valid	In	1	Local Bus Read Response	—
LOCAL_BUS_M_INSTR_rsp_payload_last	In	1		—
LOCAL_BUS_M_INSTR_rsp_payload_data[31:0]	In	32		—
LOCAL_BUS_M_INSTR_rsp_payload_error	In	1		—

Table 2.11. AXI Data Ports (Fixed)¹

Name	Direction	Width	Group	Description
AXI_M_DATA_AWREADY	In	1	AXI4 Manager Write Address Channel	—
AXI_M_DATA_AWVALID	Out	1		—
AXI_M_DATA_AWADDR	Out	32		—
AXI_M_DATA_AWLEN	Out	8		—
AXI_M_DATA_AWSIZE	Out	3		—
AXI_M_DATA_AWBURST	Out	2		Not implemented.
AXI_M_DATA_AWLOCK	Out	1		Not implemented.
AXI_M_DATA_AWCACHE	Out	4		Not implemented.
AXI_M_DATA_AWPROT	Out	3		Not implemented.
AXI_M_DATA_AWQOS	Out	4		Not implemented.
AXI_M_DATA_AWREGION	Out	4		Not implemented.
AXI_M_DATA_AWID	Out	1-15		Configurable.
AXI_M_DATA_WREADY	In	1	AXI4 Manager Write Data Channel	—
AXI_M_DATA_WVALID	Out	1		—
AXI_M_DATA_WDATA	Out	32		—
AXI_M_DATA_WLAST	Out	1		Not implemented.
AXI_M_DATA_WSTRB	Out	4		—
AXI_M_DATA_BVALID	In	1	AXI4 Manager Write Response Channel	—
AXI_M_DATA_BRESP	In	2		b'00: OKAY, normal access success. b'10: SLVERR, subordinate error. b'11: DECERR, decode error.
AXI_M_DATA_BID	In	1-15		Configurable.
AXI_M_DATA_BREADY	Out	1		—
AXI_M_DATA_ARVALID	In	1	AXI4 Manager Read Address Channel	—
AXI_M_DATA_ARREADY	Out	1		—
AXI_M_DATA_ARCACHE	Out	4		Not implemented.
AXI_M_DATA_ARPROT	Out	3		Not implemented.
AXI_M_DATA_ARQOS	Out	4		Not implemented.
AXI_M_DATA_ARREGION	Out	4		Not implemented.
AXI_M_DATA_ARID	Out	1-15		Configurable.
AXI_M_DATA_ARADDR	Out	32		—
AXI_M_DATA_ARLEN	Out	8		—
AXI_M_DATA_ARSIZE	Out	3		—

© 2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

Name	Direction	Width	Group	Description
AXI_M_DATA_ARBURST	Out	2	AXI4 Manager Read Data Channel	Fixed 2'b01.
AXI_M_DATA_ARLOCK	Out	1		Not implemented.
AXI_M_DATA_RID	In	1-15		Configurable.
AXI_M_DATA_RDATA	In	32		—
AXI_M_DATA_RRESP	In	2		b'00: OKAY, normal access success. b'10: SLVERR, subordinate error. b'11: DECERR, decode error.
AXI_M_DATA_RLAST	In	1		—
AXI_M_DATA_RVALID	In	1		—
AXI_M_DATA_RREADY	Out	1		—

Note:

- Optional interfaces can be configured through the RX Module/IP Block Wizard GUI upon your need. Meanwhile, the fixed interface is necessary for the RX core and cannot be configured through the GUI.

Table 2.12. AXI Instruction Ports (Optional)

Name	Direction	Width	Group	Description
AXI_M_INSTR_AWREADY	In	1	AXI4 Manager Write Address Channel	Not used.
AXI_M_INSTR_AWVALID	Out	1		Not used.
AXI_M_INSTR_AWADDR	Out	32		Not used.
AXI_M_INSTR_AWLEN	Out	8		Not used.
AXI_M_INSTR_AWSIZE	Out	3		Not used.
AXI_M_INSTR_AWBURST	Out	2		Not used.
AXI_M_INSTR_AWLOCK	Out	1		Not used.
AXI_M_INSTR_AWCACHE	Out	4		Not used.
AXI_M_INSTR_AWPROT	Out	3		Not used.
AXI_M_INSTR_AWQOS	Out	4		Not used.
AXI_M_INSTR_AWREGION	Out	4		Not used.
AXI_M_INSTR_AWID	Out	1-15		Configurable.
AXI_M_INSTR_WREADY	In	1	AXI4 Manager Write Data Channel	Not used.
AXI_M_INSTR_WVALID	Out	1		Not used.
AXI_M_INSTR_WDATA	Out	32		Not used.
AXI_M_INSTR_WLAST	Out	1		Not used.
AXI_M_INSTR_WSTRB	Out	4		Not used.
AXI_M_INSTR_BVALID	In	1	AXI4 Manager Write Response Channel	Not used.
AXI_M_INSTR_BRESP	In	2		Not used.
AXI_M_INSTR_BID	In	1-15		Configurable.
AXI_M_INSTR_BREADY	Out	1		Not used.
AXI_M_INSTR_ARVALID	In	1	AXI4 Manager Read Address Channel	—
AXI_M_INSTR_ARREADY	Out	1		—
AXI_M_INSTR_ARCACHE	Out	4		Not implemented.
AXI_M_INSTR_ARPROT	Out	3		Not implemented.
AXI_M_INSTR_ARQOS	Out	4		Not implemented.
AXI_M_INSTR_ARREGION	Out	4		Not implemented.
AXI_M_INSTR_ARID	Out	1-15		Configurable.
AXI_M_INSTR_ARADDR	Out	32		—
AXI_M_INSTR_ARLEN	Out	8		—
AXI_M_INSTR_ARSIZE	Out	3		Fixed 2'b10.

Name	Direction	Width	Group	Description
AXI_M_INSTR_ARBURST	Out	2	AXI4 Manager Read Data Channel	Fixed 2'b01.
AXI_M_INSTR_ARLOCK	Out	1		Not implemented.
AXI_M_INSTR_RID	In	1-15		Configurable.
AXI_M_INSTR_RDATA	In	32		—
AXI_M_INSTR_RRESP	In	2		b'00: OKAY, normal access success. b'10: SLVERR, subordinate error. b'11: DECERR, decode error.
AXI_M_INSTR_RLAST	In	1		—
AXI_M_INSTR_RVALID	In	1		—
AXI_M_INSTR_RREADY	Out	1		—

2.3.3. CFU-LI Interface

CFU-LI is used to connect the CFU accelerator. The RX core supports two CFU-LIs. You can enable CFU-LI and configure the number of CFU-LI in the Module/IP Block Wizard GUI (Figure 2.21).




Figure 2.21. CFU-LI Interface

Table 2.13. CFU-LI Ports (Optional)

Port	Direction	Width	Group	Description
req_valid	out	1	Request	Request valid
req_ready	in	1		Request ready
req_cfu	out	4		Request CFU_ID
req_state	out	3		Request STATE_ID
req_func	out	3		Request CF_ID
req_insn	out	32		Request raw instruction
req_data0	out	32		Request operand data 0
req_data1	out	32		Request operand data 1
resp_valid	in	1	Response	Response valid
resp_ready	out	1		Response ready
resp_status	in	3		Response status
resp_data	in	32		Response data

2.3.4. Interrupt Interface

Table 2.14. Interrupt Ports

Name	Type	Width	Description
EXT_IRQ_Sx	In	2 ~ 31	Peripheral interrupts.

2.3.5. Debug On Off Control Port

Table 2.15. Debug On Off Control Port

Name	Direction	Width	Description
debug_enable	In	1	1: debug module on. 0: debug module off.

2.3.6. Soft JTAG Interface

Table 2.16. Soft JTAG Ports

Name	Direction	Width	Description
TDI	In	1	Test data input pin
TCK	In	1	Test data output pin
TMS	In	1	Test clock pin
TDO	Out	1	Test mode select pin for controlling the TAP state machine

2.3.7. UART Ports

Table 2.17. UART Ports

Name	Direction	Width	Description
uart_txd_o	out	1	Send data pin
uart_rxd_i	In	1	Receive data pin

2.4. Attribute Summary

The configurable attributes are shown in [Table 2.18](#) and are described in [Table 2.19](#).

The attributes can be configured through the Lattice Propel Builder software.

Table 2.18. Configurable Attributes

Attribute	Values	Default	Dependency on Other Attributes/Device Family
General			
Processor Mode	Advanced, Balanced, Lite	Balanced	—
Reset Vector	32'h00000000~32'hfffffff	32'h00000000	Reset Vector is selectable when Advanced Mode or Balanced Mode is selected.
C Extension	Enable	—	—
M Extension	Enable	—	—
F Extension	Enable	—	F Extension is enabled when Advanced Mode is selected.
	Disable	—	F Extension is disabled when Lite Mode or Balanced Mode is selected.
A Extension	Enable	—	A Extension is enabled when Advanced Mode or Balanced Mode is selected.
	Disable	—	A Extension is disabled when Lite Mode is selected.
Debug			
Enable Debug	Disable, Enable	Enable	—
Enable Debug On Off Control Port	Disable, Enable	Disable	—
JTAG Type	Hard, Soft	Hard	JTAG Type is selectable for LAV-AT, LFMX05, LIFCL, LFD2NX, LFPCNX devices when Enable Debug is enabled.
	Hard	—	JTAG Type is Hard when Enable Debug is enabled and the target device is among LAE5U, LAE5UM, LFE5U, LFE5UM, LFE5UM5G devices.
	Uneditable	—	JTAG Type is uneditable when Enable Debug is disabled.
JTAG Channel Selection for Certain Devices	14, 15, 16	14	JTAG Channel Selection for Certain Devices is selectable when Enable Debug is enabled.
Buses			
Local Memory Bus Interface			
Enable Local Bus	Disable, Enable	Enable	Enable Local Bus is selectable when Enable AXI Instruction Ports is enabled.
	Enable	—	Enable Local Bus needs to be Enabled when Enable AXI Instruction Ports is disabled.
AXI Interface			
Enable AXI Instruction Ports	Disable, Enable	Enable	Enable AXI Instruction Ports is selectable when TCM is enabled.
	Enable	—	Enable AXI Instruction Ports needs to be enabled when TCM is disabled.
AXI Instruction Interface Register Slice Type	0, 1, 2	0	AXI Instruction Interface Register Slice Type is selectable when Enable AXI Instruction Ports is enabled.
AXI ID Width	1~15	4	—
AXI Data Ports ID Number	0~2 ^{AXI ID Width} -1	0	The selectable values of AXI Data Ports ID Number is dependent on AXI ID Width.
AXI Instruction Ports ID Number	0~2 ^{AXI ID Width} -1	0	AXI Instruction Ports ID Number is selectable when Enable AXI Instruction Ports is enabled. The selectable values of AXI Data Ports ID Number is dependent on AXI ID Width.

Attribute	Values	Default	Dependency on Other Attributes/Device Family
CFU Interface			
Enable CFU Ports	Disable, Enable	Disable	—
Number of CFU	1, 2	1	Number of CFU is selectable when Enable CFU Ports is enabled.
Interrupt			
PLIC Configuration			
Enable Non-maskable Interrupt	Disable, Enable	Disable	—
Enable Interrupt for Supervisor Mode	Disable, Enable	Disable	—
Width of Interrupt Priority Register	2, 3	3	—
Number of User Interrupt Requests	1~30	3	—
CDC Register			
Enable CDC Register for IRQ_SN	Disable, Enable	Disable	Enable CDC Register for IRQ_SN is selectable when Number of User Interrupt Requests \geq N-1.
	Disable	—	Enable CDC Register for IRQ_SN is disabled when Number of User Interrupt Requests $<$ N-1.
UART			
Local UART			
Enable UART Instance	Disable, Enable	Disable	—
System Clock Frequency (MHz)	2~200	100	System Clock Frequency (MHz) is selectable when Enable UART Instance is enabled.
Serial Data Width	5, 6, 7, 8	8	Serial Data Width is selectable when Enable UART Instance is enabled.
Stop Bits	1, 2	1	Stop Bits is selectable when Enable UART Instance is enabled.
Enable Parity	Disable, Enable	Disable	Parity Enable is selectable when Enable UART Instance is enabled.
UART Standard Baud Rate	2400, 4800, 9600, 14400, 19200, 28800, 38400, 56000, 57600, 115200	115200	UART Standard Baud Rate is selectable when Enable UART Instance is enabled.
Enable UART SIM	Disable, Enable	Disable	—

Table 2.19. Attributes Description

Attribute	Description
General	
Processor Mode	Specifies the processor mode. Advanced – selects Advanced mode. Balanced – selects Balanced mode. Lite – selects Lite mode.
Reset Vector	Reset vector initial value
C Extension	Shows the support for C extension.
M Extension	Shows the support for M extension.
F Extension	Shows the support for F extension.
A Extension	Shows the support for A extension.
Debug	
Enable Debug	Enables Debug module or not.
Enable Debug On Off Control Port	Enables the presence of Debug On Off Control port on the generated IP. Enabled – Port is available.

Attribute	Description						
	Disabled – Port is unavailable.						
JTAG Type	Specifies the JTAG Type.						
JTAG Channel Selection for Certain Devices	Specifies the channel of RX JTAG block.						
Buses							
Local Memory Bus Interface							
Enable Local Bus	Enables the presence of Local Bus on the generated IP. Enabled – Bus is available. Disabled – Bus is unavailable.						
AXI Interface							
Enable AXI Instruction Ports	Enables the presence of AXI Instruction Ports on the generated IP. Enabled – Ports are available. Disabled – Ports are unavailable.						
AXI Instruction Interface Register Slice Type	Type of AXI Instruction Ports channel Register Slice. <table border="1" data-bbox="669 667 1003 766"> <tr> <td>0</td> <td>Bypass register slice</td> </tr> <tr> <td>1</td> <td>Simple buffer</td> </tr> <tr> <td>2</td> <td>Skid buffer</td> </tr> </table>	0	Bypass register slice	1	Simple buffer	2	Skid buffer
0	Bypass register slice						
1	Simple buffer						
2	Skid buffer						
AXI ID Width	Specifies the AXI ID signals width.						
AXI Data Ports ID Number	Specifies the value of RX AXI Data Ports ID signals.						
AXI Instruction Ports ID Number	Specifies the value of RX AXI Instruction Ports ID signals.						
CFU Interface							
Enable CFU Ports	Enables the presence of CFU Ports on the generated IP. Enabled – Ports are available. Disabled – Ports are unavailable.						
Number of CFU	Specifies the Number of CFU Ports.						
Interrupt							
PLIC Configuration							
Enable Non-maskable Interrupt	Enables the presence of Non-maskable Interrupt signal on the generated IP. Enabled – signal is available. Disabled – signal is unavailable.						
Enable Interrupt for Supervisor Mode	Enables interrupt for Supervisor mode. If not enabled, all external interrupts go to Machine mode only.						
Width of Interrupt Priority Register	Specifies Data width of PLIC priority register. Default is 3 bits. There are eight priority levels in total.						
Number of User Interrupt Requests	Specifies the supported number of Interrupt for peripherals.						
CDC Register							
Enable CDC Register for IRQ_SN	Enables the presence of 2-stage synchronizer on enabled IRQ_S interface. Enabled – Ports are available. Disabled – Ports are unavailable.						
UART							
Local UART							
Enable UART Instance	Enables Local UART inside RX. Enabled – UART module inside RX is available. Disabled – UART module inside RX is unavailable.						
System Clock Frequency (MHz)	Specifies the target frequency of the system clock. This is used for baud rate calculation.						
Serial Data Width	Specifies the default data bit width of UART transactions.						
Stop Bits	Specifies the default number of stop bits to be transmitted and received.						
Enable Parity	Specifies the absence/presence of parity.						

Attribute	Description
UART Standard Baud Rate	Selects between Standard Baud Rate and Custom Baud Rate for the reset value of Divisor Latch Register. The selected baud rate is used to set the reset value of Divisor Latch Register as follows: {DLR_MSB, DLR_LSB} = System Clock Frequency (MHz) x 1000000 / Selected Baud Rate.
Enable UART SIM	Enable the function of printing strings in Questa and ModelSim transcript. Enabled – Strings are printed inside simulation tool transcript. uart_txd_o port drives uart_txd_o to output the characters signal. Disabled – RX core does not drive uart_txd_o to output the characters signal. Strings are not printed inside simulation tool transcript. Note: When enabling UART SIM, IP Block Wizard shows the following error message, <i>This option disables UART for Hardware.</i>

2.5. Memory Map

To achieve better overall performance, this IP separates the whole 4 GB memory range into several sections with some usage convention (Table 2.20). The region #0 is mandatory because it is a cacheable range. Other regions are optional.

Table 2.20. SoC Memory Map

Base Address	Range	End Address	Description
Region #0 (0x0000_0000 – 0x3FFF_FFFF) – RISC-V RX IP			
0x0000_0000	768 KB	0x001F_FFFF	TCM, when TCM is enabled. User Memory extension, when TCM is disabled.
0x0020_0000	—1	0x3FFF_FFFF	User Memory extension.
Region #15 (0xF000_0000 – 0xFFFF_FFFF) – RISC-V RX IP			
0xF000_0000	1 KB	0xF000_03FF	Local UART, when UART_EN asserted; otherwise, reserved.
0xF000_0400	32767 KB	0xF1FF_FFFF	Reserved.
0xF200_0000	1024 KB	0xF20F_FFFF	CLINT and Watchdog Timer.
0xF210_0000	NA	0xFBFF_FFFF	Reserved.
0xFC00_0000	4096 KB	0xFC3F_FFFF	PLIC.
0xFC40_0000	NA	0xFFFF_FFFF	Reserved.
Region #1 (0x4000_0000 – 0x4FFF_FFFF)			
...	—1	—1	—1
Region #2 (0x5000_0000 – 0x5FFF_FFFF)			
...	—1	—1	—1

Note:

1. The actual valid base address/range/end address is determined by the user SoC design.

The total 4 GB memory space is divided into 16 256 MB regions to ease potential future PMP settings.

Processor cache range is 0x0000_0000 to 0x3FFF_FFFF, so region #0 is the only region for cacheable components. The first 128 KB, from 0x0000_0000 to 0x0001_FFFF, are reserved for TCM. The remaining spaces are for user external memory extension, either on-chip EBR-based memory or off-chip memory like flash and SDRAM.

Region #15 is reserved for RISC-V RX IP – local UART, CLINT, Watchdog Timer, and PLIC are assigned to this region.

All the other regions are for user extension.

3. RISC-V RX CPU IP Generation

This section provides information on how to generate the CPU IP Core module using Lattice Propel Builder.

To generate the RX IP Core module:

1. In Lattice Propel Builder, create a new design. Select the CPU package.
2. Enter the component name, as shown in [Figure 3.1](#). Click **Next**.




Figure 3.1. Entering Component Name

3. Configure the parameters, as shown in [Figure 3.2](#). Click **Generate**.




Figure 3.2. Configuring Parameters

4. Verify the information, as shown in [Figure 3.3](#). Click **Finish**.




Figure 3.3. Verifying Results

5. Confirm or modify the module instance name, as shown in Figure 3.4. Click **OK**.




Figure 3.4. Specifying Instance Name

6. The CPU IP instance is successfully generated, as shown in Figure 3.5.




Figure 3.5. Generated Instance

Appendix A. Resource Utilization

Table A.1. Resource Utilization in CertusPro-NX Device

Configuration	LUTs	Registers	sysMEM EBRs
Processor Advanced core	9547	4972	21
Processor Balanced core	5770	2783	18
Processor Lite core	3876	1869	2
Processor Advanced core + PLIC + CLINT + CFU-LI + Debug	10476	5721	21
Processor Balanced core + PLIC + CLINT + CFU-LI + Debug	6718	3465	18
Processor Lite core + PLIC + CLINT + CFU-LI + Debug	4831	2685	2

Note: Resource utilization characteristics are generated using Lattice Radiant 2023.2 software.

Table A.2. Resource Utilization in Lattice Avant Device

Configuration	LUTs	Registers	sysMEM EBRs
Processor Advanced core	9852	5034	15
Processor Balanced core	5914	2816	15
Processor Lite core	4197	1843	0
Processor Advanced core + PLIC + CLINT + CFU-LI + Debug	10716	5680	15
Processor Balanced core + PLIC + CLINT + CFU-LI + Debug	6767	3461	15
Processor Lite core + PLIC + CLINT + CFU-LI + Debug	5035	2630	0

Note: Resource utilization characteristics are generated using Lattice Radiant 2023.2 software.

Appendix B. Debug with Soft JTAG

To debug with Soft JTAG:

1. In Lattice Propel Builder software, select **Soft JTAG** in the IP block Wizard GUI (Figure 2.6) when generating the IP.
2. After the IP is generated, right-click on the **JTAG** port and select **Export** (Figure B.1).



Figure B.1. Exporting Pins

3. Assign the normal I/O as JTAG I/O using the Device Constraint Editor in Lattice Radiant software.
 - a. Synthesize the design SoC in Lattice Radiant software by clicking **Synthesis Design** from the process toolbar.
 - b. Open **Device Constraint Editor** from the **Tools** tab in Lattice Radiant software and assign the pins. For different devices, refer to the user guide of each board. The following assignment is for LFCPNX-100-9LFG72C (Figure B.2).




Figure B.2. Assigning Pins

- c. Double-click on the targeted strategy in the **File List** view to open the **Strategies** dialog box.
- d. In the **Strategies** dialog box, set the environment variable for **Place & Route Design**. Enter “-exp WARNING_ON_PCLKPLC1=1” to the Value of **Command Line Options** if TCK connects to normal I/O (Figure B.3).




Figure B.3. Setting Environment Variables

- e. Generate the bitstream and load it to the board.
 - f. Connect the pins on cable to the board according to your assignments. Connect VCC and GND. Scan the cable in Propel SDK and ignore the scanning of the device.
- Note:** C projects generated for Lattice Avant family devices cannot use Soft JTAG to debug on MachXO5-NX, Certus-NX, CertusPro-NX, and CrossLink-NX boards and vice versa.

References

- [RISC-V Composable Custom Extensions Specification \(Draft\)](#)
- [RISC-V Instruction Set Manual Volume I: Unprivileged ISA \(20191213\)](#)
- [RISC-V Instruction Set Manual Volume II: Privileged Architecture \(20211203\)](#)
- RISC-V Privileged Specification Version 1.12
- RISC-V Platform Specification Version 0.2
- RISC-V Platform-Level Interrupt Controller Specification Version 1.0
- SiFive Interrupt Cookbook v1.2
- RISC-V Watchdog Timer Specification Version 1.0-draft-0.5
- [AMBA 3 AHB-Lite Protocol v1.0](#)
- AMBA AXI and ACE Protocol Specification vF.b
- Local Bus Specification
- [Lattice Propel Builder 2024.1 User Guide \(FPGA-UG-02212\)](#)

For more information, refer to:

- [Lattice Propel Design Environment](#) web page
- [Lattice Avant-E Family Devices](#) web page
- [MachXO5-NX Family Devices](#) web page
- [Certus-NX Family Devices](#) web page
- [CertusPro-NX Family Devices](#) web page
- [CrossLink-NX Family Devices](#) web page
- [ECP5 & ECP5-5G Family Devices](#) web page
- [Lattice Insights](#) for Lattice Semiconductor Training Series and Learning Plans

Technical Support Assistance

Submit a technical support case through www.latticesemi.com/techsupport.

For frequently asked questions, refer to the Lattice Answer Database at www.latticesemi.com/Support/AnswerDatabase.

Revision History

Revision 1.0, May 2024

Section	Change Summary
All	Production release.



www.latticesemi.com