



QuestaSim Lattice FPGA Edition Usage Guidelines and Tips

Application Notes

FPGA-AN-02053-1.1

February 2025

Disclaimers

Lattice makes no warranty, representation, or guarantee regarding the accuracy of information contained in this document or the suitability of its products for any particular purpose. All information herein is provided AS IS, with all faults, and all associated risk is the responsibility entirely of the Buyer. The information provided herein is for informational purposes only and may contain technical inaccuracies or omissions, and may be otherwise rendered inaccurate for many reasons, and Lattice assumes no obligation to update or otherwise correct or revise this information. Products sold by Lattice have been subject to limited testing and it is the Buyer's responsibility to independently determine the suitability of any products and to test and verify the same. LATTICE PRODUCTS AND SERVICES ARE NOT DESIGNED, MANUFACTURED, OR TESTED FOR USE IN LIFE OR SAFETY CRITICAL SYSTEMS, HAZARDOUS ENVIRONMENTS, OR ANY OTHER ENVIRONMENTS REQUIRING FAIL-SAFE PERFORMANCE, INCLUDING ANY APPLICATION IN WHICH THE FAILURE OF THE PRODUCT OR SERVICE COULD LEAD TO DEATH, PERSONAL INJURY, SEVERE PROPERTY DAMAGE OR ENVIRONMENTAL HARM (COLLECTIVELY, "HIGH-RISK USES"). FURTHER, BUYER MUST TAKE PRUDENT STEPS TO PROTECT AGAINST PRODUCT AND SERVICE FAILURES, INCLUDING PROVIDING APPROPRIATE REDUNDANCIES, FAIL-SAFE FEATURES, AND/OR SHUT-DOWN MECHANISMS. LATTICE EXPRESSLY DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY OF FITNESS OF THE PRODUCTS OR SERVICES FOR HIGH-RISK USES. The information provided in this document is proprietary to Lattice Semiconductor, and Lattice reserves the right to make any changes to the information in this document or to any products at any time without notice.

Inclusive Language

This document was created consistent with Lattice Semiconductor's inclusive language policy. In some cases, the language in underlying tools and other items may not yet have been updated. Please refer to Lattice's inclusive language [FAQ 6878](#) for a cross reference of terms. Note in some cases such as register names and state names it has been necessary to continue to utilize older terminology for compatibility.

Contents

Abbreviations in This Document.....	6
1. Introduction.....	7
1.1. Purpose and Overview.....	7
1.2. Audience.....	7
2. Overview of the Simulation Flow.....	8
2.1. General Simulation Flow.....	8
2.2. Project vs Directory-Based Simulations.....	8
2.2.1. Advantages and Disadvantages for Each Flow.....	8
2.2.2. Managing Libraries and Settings.....	9
2.3. Precompiled Device Libraries.....	9
2.4. Encrypted Files.....	10
3. Recommended Simulation Flows.....	12
3.1. Simulating a Project with QuestaSim User Interface.....	12
3.1.1. Project-based Simulation Flow.....	12
3.1.2. Directory-based Simulation Flow.....	14
3.2. Simulating a Project with the Radiant or Diamond Software Simulation Wizard.....	14
3.2.1. Initial Setup.....	14
3.2.2. Simulation Flow 1 Using the QuestaSim User Interface.....	18
3.2.3. Simulation Flow 2 Using the Radiant Software User Interface.....	18
3.3. Simulating a Project with Simulation Wizard and Custom Script.....	20
3.3.1. Simulation Flow Using the QuestaSim User Interface.....	20
3.4. Simulating a Project with Simulation Script.....	20
3.4.1. Project-based Simulation Scripts.....	20
3.4.2. Directory-based Simulation Scripts.....	21
3.5. Simulating a Project with the Propel Software.....	22
3.5.1. Initial Setup.....	22
3.5.2. Simulation Flow Using the QuestaSim User Interface.....	23
3.5.3. Simulation Flow Using the Propel Builder User Interface.....	23
4. QuestaSim Software Usage Tips.....	24
4.1. Tips for Script-Based Simulations.....	24
4.1.1. Do versus TCL Scripts.....	24
4.1.2. Invoking Scripts.....	24
4.1.3. Compiling Multiple Files.....	25
4.2. Simulation Tips and Tricks.....	26
4.2.1. Simulation Configurations.....	26
4.2.2. Saving and Loading User Interface Layouts.....	28
4.2.3. Creating a Waveform Do Script.....	30
4.2.4. Creating and Using Custom Libraries.....	31
4.3. Simulating Different Process Stages.....	33
4.3.1. Generating Post-RTL Simulation Files.....	33
4.3.2. Using Post-RTL Simulation Netlists.....	34
4.3.3. Simulating Post-RTL with Timing.....	35
5. TCL Commands and Options.....	37
5.1. Frequently Used TCL Commands and Options.....	37
5.1.1. add wave.....	37
5.1.2. cd.....	37
5.1.3. do.....	38
5.1.4. project.....	38
5.1.5. run.....	39
5.1.6. vcom.....	39

5.1.7.	view	40
5.1.8.	vlib	41
5.1.9.	vlog	41
5.1.10.	vmap	42
5.1.11.	vsim	43
5.1.12.	wave	44
5.2.	Other Useful TCL Commands and Options	44
5.2.1.	formatTime	45
5.2.2.	layout load	45
5.2.3.	onbreak	45
5.2.4.	onerror	45
5.2.5.	onerror	46
5.2.6.	onfinish	46
5.2.7.	precision	46
5.2.8.	quietly	47
5.2.9.	quit	47
5.2.10.	radix	47
5.2.11.	verror	48
5.2.12.	where	48
6.	Example Scripts	49
6.1.	Directory-Based Simulation Script	49
6.2.	Post-MAP with Timing Simulation Script	49
6.3.	Waveform Do Script	50
6.4.	Compiling Files to a Custom Library	51
	References	52
	Technical Support Assistance	53
	Revision History	54

Figures

Figure 2.1. <i>where</i> TCL Command Output in QuestaSim Software Transcript View	9
Figure 2.2. Example of Session Key for a User Encrypted RTL File	11
Figure 2.3. Public Key Example for Mentor from Radiant Software 3.2 key.txt File	11
Figure 2.4. Example of Additional IEEE Encrypted File Generated for Diamond IP in the Propel Software	11
Figure 3.1. Location of the New Project Option in the QuestaSim User Interface	12
Figure 3.2. Create a Project Window in the QuestaSim User Interface	13
Figure 3.3. Add Item to Project Window from the QuestaSim User Interface	13
Figure 3.4. Initial Page of Simulation Wizard	14
Figure 3.5. Second Page of Simulation Wizard	15
Figure 3.6. Third Page of Simulation Wizard	16
Figure 3.7. Fourth Page of Simulation Wizard	17
Figure 3.8. Final Page of Simulation Wizard	18
Figure 3.9. Simulation Wizard Project File Location in the Radiant Software	19
Figure 3.10. Skip to End Button Location on the First Page of Simulation Wizard	19
Figure 3.11. Initialize Memory Setting Location for the System Memory IP, v1.1.2	23
Figure 4.1. Method for Invoking Scripts Using the QuestaSim User Interface	24
Figure 4.2. Adding a Simulation Configuration to a QuestaSim Project	26
Figure 4.3. Simulation Configuration Setup Initial Page	27
Figure 4.4. Simulation Configuration Added to Project	28
Figure 4.5. Location of the Save Layout As Option	29
Figure 4.6. Save Layout as Naming Option	29
Figure 4.7. Layout Setting in the QuestaSim User Interface	29
Figure 4.8. QuestaSim Simulator Layout Configuration Window	30
Figure 4.9. Save Waveform Display Format Window	31
Figure 4.10. Creating a Custom QuestaSim Library	32
Figure 4.11. Library Creation Window	32
Figure 4.12. Example modelsim.ini Modification to Add Full Library Path	33
Figure 4.13. Radiant Software Process Toolbar	33
Figure 4.14. Diamond Software Process Navigator Tab	34
Figure 4.15. SDF Tab View of the Start Simulation Window	35
Figure 4.16. Add SDF Entry Window	36

Abbreviations in This Document

A list of abbreviations used in this document.

Abbreviation	Definition
DUT	Design Under Test
HDL	Hardware Description Language
OEM	Original Equipment Manufacturer
TCL	Tool Command Language

1. Introduction

Siemens QuestaSim™ Lattice FPGA Edition software is a multi-language simulation environment with support for languages such as VHDL, Verilog, System Verilog, and C. The version of QuestaSim software that is installed with the Lattice Diamond™, Lattice Radiant™, and Lattice Propel™ software is a licensed version that can be used to simulate projects as a standalone, or directly from each respective Lattice software tool.

1.1. Purpose and Overview

Project simulation plays a crucial role in the FPGA design process and is one of the main ways to ensure the functionality of a design is correct as it is being developed. Aside from RTL or functional simulations, both the Lattice Radiant and Lattice Diamond software also support various types of post-synthesis simulations.

The purpose of this document is to introduce the most important information that you need to know before using the QuestaSim software to simulate a project. Aside from that, this document also contains some recommended usage flows for simulating Lattice projects, as well as some additional usage guidelines and tips. The overall goal for the document is for its audience to know how to simulate their projects in the QuestaSim software, either using the user interface, TCL scripts, or any other methods directly supported in the Lattice Radiant, Lattice Diamond, and Lattice Propel software.

1.2. Audience

The intended audience for this document includes design and verification engineers using Lattice FPGA devices. This document is specifically targeted to anyone using the Lattice Diamond, Lattice Radiant, or Lattice Propel software and does not require you to have any previous experience using simulation tools like QuestaSim or ModelSim. The technical guidelines for this document only assume that you have some expertise with digital design, FPGAs, and/or embedded systems.

2. Overview of the Simulation Flow

This section outlines important information about how projects can be simulated using the QuestaSim software. Aside from that, some basic information regarding Lattice FPGA device libraries and simulating encrypted files are also discussed in this section.

2.1. General Simulation Flow

In general, the simulation flow is fairly simple and does not differ much from project to project. The high-level requirements to simulate a project includes the RTL, which consists of a design under test (DUT) and a testbench. Both the testbench and DUT are compiled to a library, usually called *work*, which is used to indicate the working files for the project.

The main difference between the two methods for simulation have to do with how files are organized. Directory-based simulations require more effort to set up, compile, and simulate, while project-based simulations are better integrated with the QuestaSim user interface and provide a few additional features. In general, a project-based approach is better when using the GUI for more detailed debugging while a directory-based approach works well in a script-based flow.

After the user RTL has been compiled to work, the next step is to invoke the QuestaSim VSIM simulator. This is done using the VSIM command, or by selecting **Simulate > Start Simulation** from the QuestaSim menu bar. The VSIM command requires user to specify the testbench you want to simulate. Alternatively, the QuestaSim software also provides a QRUN command, which bundles all this functionality into a single command as an alternative approach to using VLOG/VCOM, and VSIM. For more information on this command, refer to the [Project vs Directory-Based Simulations](#) section.

Additionally, libraries such as *work* or some of Lattice's pre-compiled device libraries are also often linked when invoking VSIM. This is because many Lattice IP contain device-specific primitives that are within these additional FPGA device libraries. One of the most commonly used libraries for both the Diamond, Radiant, and Propel software is *pmi_work*, which contains modules for several Lattice primitives.

After VSIM has been invoked successfully, the final step is to advance the simulation for some amount of time. This is because using VSIM only invokes the QuestaSim software while the simulation remains at time = 0 until the simulation is advanced. Depending on the project, the next steps from this point onwards will vary depending on how you want to observe the simulation results. Generally, these next steps involve opening the waveform display and adding waveforms to observe various signals during the simulation.

2.2. Project vs Directory-Based Simulations

Ultimately, there are two main flows that you can follow to simulate your projects in the QuestaSim software, with the main difference being how files are organized for each method. For directory-based simulation flows, local directories are used to manage the user RTL files for a project. For project-based simulations, the QuestaSim user interface is used to manage the user RTL files for a simulation.

2.2.1. Advantages and Disadvantages for Each Flow

In general, project-based simulations are better integrated with the QuestaSim software because everything can be managed within the QuestaSim user interface. The advantage of this is that this simulation flow requires little to no knowledge of QuestaSim TCL commands or options and enables you to easily manage and simulate your projects via the user interface. The main disadvantage of this flow is that not every TCL command has a corresponding setting in the QuestaSim user interface. What this means is that some functionality is lost when simulating with only the QuestaSim user interface. Similar to directory-based simulations, you can still automate project-based simulations using TCL scripts. However, this requires different TCL commands and is not as straightforward as it is for directory-based simulations.

The advantage of directory-based simulation flows is essentially the opposite of project-based simulations. Directory-based simulations can be more straightforward to set up but also require a better understanding of the various TCL commands used in the QuestaSim software and how they work. The QuestaSim user interface can also be used to simulate directory-based projects. However, this method is more complicated than it is for project-based simulations, as directory-based simulations require a few additional steps to run using only the QuestaSim user interface. Because of this,

TCL scripts are usually used to manage, compile, and simulate the files for directory-based simulations, although it is still possible to create a directory-based script.

2.2.2. Managing Libraries and Settings

The first thing to know about the QuestaSim software settings is that they are stored in a primary file called *modelsim.ini*. Each of Lattice's software tools that has its own version of QuestaSim OEM software (Diamond, Radiant, and Propel software) will each come with their own *modelsim.ini* file, which contains the settings for the QuestaSim software version that is associated with that tool's installation. Each *modelsim.ini* may have different settings, and libraries linked so it is important that you are always certain you are using the correct version of the QuestaSim software, which corresponds to the tool version, and device family you are targeting in your simulations.

When setting or library changes are made within the QuestaSim user interface, those changes are saved to the active *modelsim.ini* file. Similarly, you can also directly modify these setting files to set some settings using a text editor. The second method for editing the setting file is useful and is worth checking out, as not all settings within the active *modelsim.ini* file can be modified directly from the QuestaSim user interface.

One of the main differences between project-based and directory-based simulation flows is the format for their respective *modelsim.ini* files. For directory-based simulations, *vmap -c* is often used to create a copy of the primary *modelsim.ini* file in the current directory. The reason for this is so any library or setting modifications made are specific for that simulation, and do not impact any other simulations. This local copy of the *modelsim.ini* file contains all the same settings as the active *modelsim.ini* file and references the library mappings from it as well.

For project-based simulations, the settings from the active *modelsim.ini* file are copied to the *<project name>.mpf* file that is generated when the project is created. The contents of this file are very similar to a local *modelsim.ini* file, and contain all the same settings and library mappings, and can also be modified in the same way by directly editing them with a text editor.

Depending on whether you are using a directory-based, or project-based simulation flow, the active *modelsim.ini* file may change. If a project is open, the *.mpf* file associated with that project will be the one that is active. If there is no project open, then the QuestaSim software defaults to the *modelsim.ini* file in the current directory. If there is no *modelsim.ini* file in the current directory, then the QuestaSim software resorts to the main *modelsim.ini* file as the active setting file.

Note: An easy way to tell the active setting file is to use the *where* TCL command as shown in Figure 2.1. Whichever file is listed here will always take precedence.

```
Questa Lattice OEM> where
# Current directory is: C:/Users
# Project is: C:/lsc/radiant/2024.lprod/questasim/win64/./modelsim.ini
#
```

Figure 2.1. *where* TCL Command Output in QuestaSim Software Transcript View

The following lists the order of precedence for an active *modelsim.ini* file:

- *<project name>.mpf*
- Local *modelsim.ini*
- Primary *modelsim.ini*

2.3. Precompiled Device Libraries

As mentioned before, each version of the QuestaSim software within each Lattice software tool installation will have its own unique library mappings within its respective main *modelsim.ini* file. These precompiled libraries are crucial, as they contain simulation models for many Lattice-specific primitives and hard IP blocks. Without these precompiled libraries, the QuestaSim software will be unable to resolve the references to various primitives within the design, which will cause simulations to error out.

The same is true for non-QuestaSim simulators, which also require these device specific Lattice simulation libraries as well to resolve undefined instances. Because of this, the *cmpl_libs* TCL script needs to be used to compile Lattice's device

libraries for use in a separate third-party simulation tool since that tool does not have these crucial libraries installed by default. For more information about the `cmpl_libs` TCL command, what simulators it supports library compilation for, and how it can be used to compile Lattice's device libraries for use in a third-party tool, refer to the Radiant or Diamond software web help pages.

One of the most commonly used types of precompiled libraries are device-specific libraries, like *lifcl* for CrossLink™-NX device family, or *machxo3d* for the MachXO3D™ device family. These libraries are required when Lattice IP cores are involved in a design, as it contains the references to the primitives that are used within that IP. For the Diamond software, there are two types of device libraries: *Verilog* and *VHDL*. *Verilog* device libraries are denoted with the *ovi_* prefix (such as *ovi_machxo3d*), while *VHDL* libraries do not have any prefix (such as *machxo3d*). Functionally, there are no difference between the two libraries so either can be used to the same effect.

Although the Radiant software also has *ovi* and *non-ovi* device libraries, both are compiled using Verilog source files. For example, this means there is no difference between libraries such as *lifcl* and *ovi_lifcl* in the Radiant software other than their names. The Propel Builder software follows a similar naming format, but only contains the Verilog device libraries for both the Diamond and Radiant software.

Aside from device-specific libraries, two additional libraries you may need to use during your simulations are *pmi_work* and *uaplatform*. Similar to the device libraries mentioned before, these two libraries also contain Lattice-specific primitives and parameterized modules. However, the main difference is that these primitives are common between multiple device families and are not necessarily unique to a single family. If a simulation is unable to resolve some instances despite linking the device libraries mentioned before, these two libraries are good options to try linking to resolve those missing instances. For more information on how to create and compile to a custom library in the QuestaSim software, refer to the [Compiling Files to a Custom Library](#) section.

Each version of the QuestaSim software that is included with the Diamond, Radiant, or Propel software has an instance limit in place, which causes performance to degrade once the limit is passed. Because Lattice's precompiled device libraries are watermarked, the instances within these libraries do not count towards this instance limit. For this reason, it is important that you always use pre-compiled device libraries when applicable to prevent any performance degradation from happening.

2.4. Encrypted Files

This section describes how the QuestaSim software is used to simulate encrypted files, and not how to encrypt the user RTL itself. For more information about encrypting user RTL, refer to the Radiant software web help page for the *encrypt_hdl* TCL command.

Two main keys are required for a third-party tool to be able to read user encrypted RTL. The first key is called the *session key*, and is located within the encrypted RTL file as shown in [Figure 2.2](#). If a file was encrypted using the *encrypt_hdl* command, there are several session keys in the encrypted RTL file. Each session key that is generated corresponds to a key that a different third-party vendor can use to decrypt the encrypted RTL.

```

`pragma protect encoding=(enctype="base64", line_length=64, bytes=256)
`pragma protect key_keyowner="Mentor Graphics Corporation"
`pragma protect key_keyname="MGC-VERIF-SIM-RSA-2"
`pragma protect key_method="rsa"
`pragma protect key_block
NYgAQ0ZTXdXt/E6FyDRHfYv92dRpVfc3u4B1jn4XgJkkPB1NRY1SYbApMVfSMgmL
ZqF1w74BnBKpPtQaxguuHes7W8a3XVjAuwxK7042uv9E1K96CPzbXwYBPqS4xh0
PeGnEatEcqL1DGOw4DRxf//rpLzLJ9jA01j1M6fZK0BHcc2xv0KpSX3E1FQADJ6R
ZtYyI21tbylQjGZXjsJ3SRnUkYwbdxP3m7/n/iSva77SO/GObm6/cPQ8iVeZ4tco
01Lx6bK60SxWuMhwnjjCSKQ43JXy4b3L0utfRGUAIaZj1nG/hcdZ1cF4BPSRTO
zXC6Pr1r1+PK6Atun2ZsLQ==
Session Key

`pragma protect data_method="aes256-cbc"
`pragma protect encoding=(enctype="base64", line_length=64, bytes=4136992)
`pragma protect data_block
2nmyZSp44Jx370MWIxtowbybfctOhhijE8M5g79xOqtzqd3HnTkIJn9Lc98cAJ7
1jOgzDIldzn4EkvgvCxuPeCpSHCGn0X70J2goGi0jKBxiKW+xeEOY1+NvCamVS8T
TTuBQWAMi4eYXnmih2V0PBHw030YaQYLSQ1Sxv/IFLF5baEF4oDE/gJvDrr7e1N
w08+d5oRhYVQZ2dRbRduqdDcWesYQcg9TGdr3uH9FkJUP0BBbfBroypVVeXQ1jIWPdn
yWe7+JSqdwwQ30gusWXaYBVb3kWyDER8se1McYDNzVfufvSvWAZW6tTG/4iFbh
igYqyDN60yrIrP2qFU9Z4d3JZsXgtwNAJOBU8HOygK3JqPOLeS4bi9Yfc0RD43pM

```

Figure 2.2. Example of Session Key for a User Encrypted RTL File

Aside from the session key, the other important key for third-party tools like the QuestaSim software to be able read encrypted RTL is the public key. Public keys are located in either the encrypted RTL itself, or in a separate key file. The public keys for Lattice's various supported third-party vendors can be found in a *key.txt* file within each tool's installation directory. Figure 2.3 shows the key owner and key name fields for each third-party vendor's public key that matches the session key. However, the key themselves are different.

```

`pragma protect key_keyowner="Mentor Graphics Corporation", key_keyname="MGC-VERIF-SIM-RSA-2" key_method="rsa"
`pragma protect key_public_key
MIIBIjANBgkqhkiG9w0BAQEFAAOCAQ8AMIIBCgKCAQEAtNA6tJ1tV/cXF4K5mL4s
4KCuTKWSbn/BnJ36elRTw2+sS8aaul0ctIX/3KYzpITmG9ph/4uZBs+jV5DAC+9
WRZQDc11Jd1lRi04dEx/bGVbfPs3pdTPFZjA6gfegdw03ZnhjaJChTwEoXL1xIGP
oodJyhX9r1DoxU21WB19vpwI5Geygh6pYgkPXb0aQzLh6hyUBhH9yMN6eV+imBb0
eax8ZC06Gz2Cj3q3ebS/JoMYrikgcIEf6kVhIo1B9LluTp6Tz1sd8ilwPhQmfXWH2
w4CaIpN8KADaVHnDWIdqqHlGf3cNQRlwj6FnFpSam6PjmwP5ZD4Jt6UNJxEoKEsn
gwIDAQAB
Vendor the key is for

```

Figure 2.3. Public Key Example for Mentor from Radiant Software 3.2 key.txt File

The following lists the *key.txt* file for various Lattice tools:

- Radiant software – <Radiant software installation path>/isppfga/data/key.txt
- Propel software– <Propel software installation path>/builder/rtf/isppfga/data/key.txt

The Diamond software does not have a *key.txt* file like the Propel or Radiant software. This is because the Diamond software does not support IEEE1735 encryption. For encrypted IP that are generated in the Propel software, the default IEEE encryption is converted to blowfish encryption so the project can be synthesized in the Diamond software while still being encrypted.

A limitation of the Diamond software default encryption is that it is not supported by the QuestaSim software. Because of this, the Propel software generates an additional set of RTL files for each Diamond IP specifically for simulation. Figure 2.4 shows the IEEE encrypted version of the IP that is intended for simulation is denoted using *_ieee1735*.




Figure 2.4. Example of Additional IEEE Encrypted File Generated for Diamond IP in the Propel Software

3. Recommended Simulation Flows

There are several different flows that you can follow to simulate a project. This section introduces some of the various simulation flows and explains the main advantages and disadvantages for each flow.

3.1. Simulating a Project with QuestaSim User Interface

For user interface-based simulations, there are two slightly different set of steps that are required to set up and simulate a project. This section covers the initial setup for project-based and directory-based simulations.

3.1.1. Project-based Simulation Flow

To set up a simulation based on project flow, follow these steps:

1. Go to **File > New > Project** to create a new project.




Figure 3.1. Location of the New Project Option in the QuestaSim User Interface

2. Define a Project Name and select a Project Location.
(Optional) Choose a different Default Library Name than work.
(Optional) Select a different *modelsim.ini* file to copy from using the **Copy Settings From** field.
 - Copy Library Mappings – Copies the library mappings from the selected *modelsim.ini* file directly into the *<project name>.mpf* that is created.
 - Reference Library Mappings – References the library mappings from the selected *modelsim.ini* file. This causes the library mappings to be synchronous so changes to the original *modelsim.ini* file library mappings also affect the new project.




Figure 3.2. Create a Project Window in the QuestaSim User Interface

3. Click **OK** to create the new project.
4. Add user RTL and testbenches to the project using the **Add Existing File** option from the popup window. If the popup disappears, right-click anywhere in the **Project Tab > Add to Project > Existing file**.




Figure 3.3. Add Item to Project Window from the QuestaSim User Interface

5. Compile the files in the project using the following options:
 - Right-click anywhere in the **Project** tab, select **Compile > Compile All** or **Compile Out-of-date**.
 - From the menu bar, select **Compile > Compile All** or **Compile Out-of-date**.

If compilation fails, try setting the Compilation Order so that files with dependencies are compiled after the files they are dependent on. Files at the top of the list are compiled first.
6. From the menu bar, select **Simulate > Start Simulation**.
7. In the **Design** tab, expand the work library using the plus icon next to its name. Select the testbench for the project. The **Design Unit(s)** field should update to reflect the testbench module selection.
8. In the **Libraries** tab, use the **-L** field and **Add...** button to specify which libraries to link. Typically, this is work, <device library>, pmi_work, and uaplatform.
9. Click **OK** to begin simulation.

3.1.2. Directory-based Simulation Flow

To set up based on directory, follow these steps:

1. Switch to the directory where the work library is created in.
Select **File > Change Directory ...** or type `cd <directory path>` to switch to the correct directory.
2. From the menu bar, select **Simulate > Start Simulation**.
3. In the **Design** tab, expand the work library using the plus icon next to its name.
Select the testbench for the project. The Design Unit(s) field should update to reflect the testbench module selection.
4. In the Libraries tab, use the **-L** field and **Add...** button to specify which libraries to link. Typically, this is work, *<device library>* and pmi_work.
5. Click **OK** to begin simulation.

3.2. Simulating a Project with the Radiant or Diamond Software Simulation Wizard

This section describes the initial setup and setup for general simulations using the Simulation Wizard flow. Although the screen captures are from the Radiant software version of the Simulation Wizard, the Simulation Wizard for both the Diamond and Radiant software work the same and are very similar.

The main difference between the two software tools are the process stages that each Simulation Wizard can generate a .mdo simulation script for. Refer to the [Simulating Different Process Stages](#) section for information about simulating Diamond and Radiant software projects at various process stages.

3.2.1. Initial Setup

To start initial setup, follow these steps:

1. Launch the Simulation Wizard through the following options:
 - Select the Simulation Wizard icon  from the tool bar.
 - Select **Tools > Simulation Wizard** from the menu bar.
2. Click **Next** when the Simulation Wizard opens.

The initial page describes how the Simulation Wizard works.



Figure 3.4. Initial Page of Simulation Wizard

3. Select a name and location for the project using the **Project Name** and **Project Location** fields.
A new directory called *<Project name>* is created wherever the selected project location is.

Simulation Wizard

Simulator Project Name and Stage
Enter name and directory for your simulation project. Choose simulator and the process stage you wish to simulate. Available stages are automatically displayed.

Project
Project name:
Project location:

Simulator
☒ QuestaSim
☐ Active-HDL

QuestaSim Qrun
☒ Invoke

Process Stage
☒ RTL
☐ Post-Synthesis
☐ Post-Route Gate-Level
☐ Post-Route Gate-Level+Timing

Figure 3.5. Second Page of Simulation Wizard

4. Select a **Process Stage** to simulate the project at.
These selections are only available after the required simulation files for each respective process stage have been generated.
5. Click **Next**.
6. Select the files required for the simulation.
By default, all files in the project that are set for **Synthesis and Simulation** or **Simulation** are included.
Use the **Add** or **Remove** icons to add or remove files.
The Export source file list icon generates a file containing the full paths of the listed RTL files.
If **Automatically set simulation compilation file order** is enabled, the order of compilation is automatically determined by the Simulation Wizard. Otherwise, use the **Up** and **Down** green arrow icons to manually set the order of compilation. Files at the top are compiled first and should have no dependencies in the files compiled after them.




Figure 3.6. Third Page of Simulation Wizard

7. Click **Next** once all the required files for simulation have been added and the compilation order is correct.
8. Select the top testbench module from the **Simulation Top Module** drop-down list of options.
Simulation Wizard parses through all the included files to suggest valid simulation testbench modules.
Ensure the correct testbench module is selected before proceeding.




Figure 3.7. Fourth Page of Simulation Wizard

9. Click **Next**.
10. Review the settings in the top half of the final summary window to ensure the previous selections are correct.
Each option listed corresponds to a setting that was selected in the previous four pages of the Simulation Wizard.
Use the **Back** button to return to a previous page to correct any incorrect settings.
11. Select these last few settings according to how you want the script to be generated, and what to do afterwards:
Run Simulator—Launches the QuestaSim software and invokes the generated *.mdo* script.
Add top-level signals to waveform display—Adds the *add wave /** command to the generated script, which means to add all the waveforms from the simulation testbench to the waveform display.
Run Simulation—Adds the *run* command to the final part of the simulation script and advancing it in time. Use the two boxes to the right to select how long to advance a simulation in time. The box on the left is the amount of time to advance, and the right box are the time units.




Figure 3.8. Final Page of Simulation Wizard

12. Click **Finish**.

3.2.2. Simulation Flow 1 Using the QuestaSim User Interface

The following lists two options to invoke the generated *.mdo* script:

- Type `do <path of Simulation Wizard project>/<project name>.mdo` in the Transcript window.
- Select **File > Load > Macro File >** and select the *<project name>.mdo* file located where the Simulation Wizard project was generated. By default, only *.do* and *.tcl* files are displayed. Use the drop-down list on the bottom right to view all files.

3.2.3. Simulation Flow 2 Using the Radiant Software User Interface

To start initial setup, follow these steps:

1. Launch the Radiant software and open the project.
2. Double-click *<project name>.spf* from the list of files in the project under *Script Files*.
This is the Simulation Wizard project file and can be used to access existing projects.




Figure 3.9. Simulation Wizard Project File Location in the Radiant Software

- Click **Skip to End** to skip to the final page of the Simulation Wizard window.
If you want to make changes to any selections for the Simulation Wizard project, click **Next**.



Figure 3.10. Skip to End Button Location on the First Page of Simulation Wizard

- On the final page, ensure **Run Simulation** is enabled and then click **Finish**.
Doing this launches the QuestaSim software and invokes the generated simulation script automatically.

Advantages

- Requires little knowledge of QuestaSim TCL commands or TCL scripting.
- Can automatically generate a *.mdo* simulation script, invoke the QuestaSim software, and run a simulation.

Disadvantages

- Limited customization options via the user interface and generates a basic script.
- Generated simulation script is project-based and does not support directory-based script generation.
- Invoking the script through Simulation Wizard in the Diamond or Radiant software regenerates the script, making it difficult to keep changes that were made to the script itself.

3.3. Simulating a Project with Simulation Wizard and Custom Script

For more information about the initial Simulation Wizard project setup, refer to the [Error! Reference source not found.](#) section. The initial flow is the same and only requires the Simulation Wizard to generate a .mdo as a starting point.

3.3.1. Simulation Flow Using the QuestaSim User Interface

1. Launch the QuestaSim software.

2. The following lists the options to invoke the generated .mdo script:

Type `do <path of Simulation Wizard project>/<project name>.mdo` in the Transcript window.

Select **File > Load > Macro File ...** and select the `<project name>.mdo` file located where the Simulation Wizard project was generated. By default, only .do and .tcl files are displayed. Use the dropdown on the bottom right to view all files.

Refer to the [Invoking Scripts](#) section for alternate methods of invoking simulation scripts.

Advantages

- Easily generate a simulation script as a starting point.
- Unlimited customizability with the baseline script.

Disadvantages

- Requires knowledge of QuestaSim TCL commands and TCL scripting basics.
- Generated script is project-based so changing it to directory-based requires additional effort.

3.4. Simulating a Project with Simulation Script

Depending on whether you are using a project-based or directory-based simulation approach, the commands that you use to simulate the project using scripts will vary. In this section, you will review the general structure for each type of script and the main considerations you must make to determine what options you can use with each command. For additional information about the most commonly used options for each of these commands, refer to the [Error! Reference source not found.](#) section. For more information about additional TCL commands, refer to the [Other Useful TCL Commands and Options](#) section, or the [QuestaSim Command Reference Manual](#). For script examples, check out the [Directory-Based Simulation Script](#) section and the [Post-MAP with Timing Simulation Script](#) section.

3.4.1. Project-based Simulation Scripts

The main TCL commands used for project-based simulation scripts are *project*, *vlog*, *vcom*, *vsim*, *view wave*, *add wave*, and *run*. Similar to any other simulation flow, project-based simulations can be broken down into four main parts:

Setting up a work library.

Compiling files to work.

Running the simulation.

Interpreting the results.

3.4.1.1. Project-based Script Commands

The following is the list of project-based script commands:

- Setting up a work library:
 - *project new*
 - *project open*
 - *project addfile*
- Compiling files:
 - *project compileall*
 - *project compileoutofdate*
 - *vlog*
 - *vcom*

- Running the simulation:
 - *vsim*
 - *run*
- Viewing results:
 - *view wave*
 - *add wave*

For project-based simulations, a work library is automatically created when a new project is created so only the *project new* TCL command is required to create a work library. After a project is created, it can be opened using the *project open* TCL command to avoid creating new projects each time a script is invoked.

One key difference for project-based simulations is that the *project addfile* command must be used to add files to the project. The advantage of this is that after the files have been added to a project, the *project compileall*, or *project compileoutofdate* commands can be used to automatically compile the files in the project without having to add separate compilation commands for each file. Aside from those two methods for compiling files, another way to compile files to work is to use the *vcom* or *vlog* TCL commands, depending on the language of the file you want to compile.

When all the design and testbench modules are compiled to work, the final step of the simulation flow is to run the simulation and view the results. For project-based simulation scripts, the *vsim* command is used to invoke the QuestaSim software. To view the results of the simulation graphically, use the *view wave* command to open QuestaSim waveform display window, and the *add wave* command to add the signals that you want to track to it. Lastly, the *run* command should be used to advance the simulation forward in time.

Refer to the [Post-MAP with Timing Simulation Script](#) section for an example simulation script that uses a project-based approach.

3.4.2. Directory-based Simulation Scripts

The main TCL commands used for directory-based simulation scripts are *vlib*, *vmap*, *vlog*, *vcom*, *vsim*, *view wave*, *add wave*, and *run*. Similar to any other simulation flow, directory-based simulations can be broken down into four main parts: setting up a work library, compiling files to work, running the simulation, and interpreting results.

3.4.2.1. Directory-based Script Commands

The following is the list of directory-based script commands:

- Setting up a work library:
 - *vlib*
 - *vmap*
- Compiling files:
 - *vlog*
 - *vcom*
- Running the simulation:
 - *vsim*
 - *run*
- Viewing results:
 - *view wave*
 - *add wave*

The main difference between directory-based, and project-based simulation scripts are the commands used to create a work library and compile files to it. Since the *project* command can only be used for project-based simulation scripts, the *vlib* command must instead be used to create a work library.

Aside from that, another frequently used command is *vmap*, which is used to map the logical library created by *vlib* to a physical directory. If a library is not mapped using *vmap*, its library mapping in the active *modelsim.ini* file uses a relative path instead of an absolute one. The disadvantage of using a relative path is that the QuestaSim software is not able to locate that library if you are in a different directory.

After the work library is correctly set up, the next few commands you must use for directory-based simulation scripts are *vlog* and *vcom*, which are used to compile Verilog or VHDL files to the work library. For directory-based simulation scripts, it is up to you to manage which files are compiled and when. Because of this, it is important to always keep track of the files that are required for the simulations.

Finally, after all the design and testbench modules are compiled to work, the last step of the simulation flow is to run the simulation and view the results. The commands used in this step are exactly the same as for project-based simulation scripts. These commands are *vsim*, which is used to invoke the QuestaSim software, *view wave* which opens the QuestaSim waveform display window, and *add wave* which adds the signals that user wants to track. Lastly, the *run* command is used to advance the simulation forward in time since invoking the QuestaSim software with *vsim* keeps the time at *t=0*.

Refer to the [Directory-Based Simulation Script](#) section for an example simulation script that uses a directory-based approach.

3.4.2.2. Simulation Flow

1. Launch the QuestaSim software.
2. Invoke the simulation script.

Type *do <script location>* in the Transcript window or select **File > Load > Macro File >** select the *<script location>*.

Refer to the [Invoking Scripts](#) section for alternate methods of invoking simulation scripts.

Advantages

- Unlimited customizability.
- Can use project-based or directory-based simulation flows.

Disadvantages

- Requires knowledge of QuestaSim TCL commands and TCL scripting basics.

3.5. Simulating a Project with the Propel Software

3.5.1. Initial Setup

To start initial setup, follow these steps:

1. Edit the system memory component and initialize it with the *.mem* file from the Propel SDK C project.
2. Regenerate the SoC project using the **Generate** icon  from the toolbar.
3. Switch to the verification project using the **Switch Verification and Design** icon  from the toolbar.
4. Add, configure, and connect verification IP.

The exact setup for this step varies from project to project.

5. Generate simulation environment using the **Generate** icon  from the toolbar.

Doing this generates several additional files and folders for the simulation environment in *the <Builder project location>/verification/sim directory*:

flist.f – File list that contains the paths for all RTL files in the simulation environment.

<project name>_v.sv – Basic simulation testbench to add stimulus to the SoC project. Generated according to the IP and connections in the Verification project schematic setup.

msim.do – Simulation do script that compiles all RTL for the SoC and verification project, invokes the QuestaSim software, and advances the simulation.

wave.do – Waveform do script that adds all signals from components in the SoC project.

work – Location of the work library generated by the simulation script.

6. Edit the generated testbench and simulation script.

msim.do, *wave.do*, and *<project name>_v.sv* are good candidates to edit and add additional functionality to the simulation environment.




Figure 3.11. Initialize Memory Setting Location for the System Memory IP, v1.1.2

7. Launch the QuestaSim software using the **Launch Simulation** icon  from the toolbar.
This launches the Propel software version of the QuestaSim software and invokes the generated simulation .do script.
8. Avoid regenerating the verification project to prevent files from being overwritten from step 4. Only regenerate to add verification IP or make changes to the verification project setup. Modifying the DUT does not require simulation environment regeneration. Because the DUT is instantiated in the testbench, any changes will synchronize due to the simulation script recompiling each file.

3.5.2. Simulation Flow Using the QuestaSim User Interface

1. Launch the QuestaSim software from the Propel Builder.
This step is important so that the correct libraries are mapped.
 2. Invoke the generated .mdo script through either of these methods:
 - Type `do <script location>` in the Transcript window.
 - Select **File > Load > Macro File ...** > select the <script location>.
- Refer to the [Invoking Scripts](#) section for alternate methods of invoking simulation scripts.

3.5.3. Simulation Flow Using the Propel Builder User Interface

1. Launch the Propel Builder and open the Verification project.
2. Select the **Launch Simulation** icon  from the toolbar.
Doing this launches the Propel software version of the QuestaSim software and invokes the generated simulation .do script. Avoid regenerating the simulation environment beforehand if changes were made to the simulation script or testbench to prevent those files from being overwritten.

Advantages

- Requires little-to-no knowledge of TCL commands or scripting.
- Generates a basic simulation environment for you to perform a behavioral simulation for your SoC.

Disadvantages

- Only supports RTL simulation.
- No support for VHDL or mixed-language projects without editing the generated simulation script.

4. QuestaSim Software Usage Tips

This section describes the various tips and suggestions to simplify and enhance the usage of the QuestaSim software for simulations.

4.1. Tips for Script-Based Simulations

4.1.1. Do versus TCL Scripts

The two main types of scripts that are used in the QuestaSim software are do (.do) and TCL (.tcl) scripts. Functionally, both script types are similar to each other and execute commands in a sequential order. One of the main differences between do and TCL scripts is that do scripts can use a few additional commands such as *ONBREAK*, *ONELABERROR*, *ONERROR*, and *ONFINISH*, which are useful for runtime condition handling and do not execute sequentially.

For example, placing *ONERROR {resume;}* at the top of a simulation script causes it to resume execution when it encounters an error, regardless of when or where the error is encountered. For more information and examples for these commands, refer to the [onbreak](#), [onelaberror](#), [onerror](#), and [onfinish](#) sections.

4.1.2. Invoking Scripts

The two main ways to invoke a script in the QuestaSim software are using either the *do* or *source* commands. Typically, the *do* command is used to invoke do scripts, while the *source* command is used to invoke TCL scripts. However, either can be used interchangeably in the QuestaSim software. This is because do is a superset of source, meaning there is no functional difference between using do or source to invoke a TCL script. One thing to consider is whether the script has any do specific commands like *onbreak* or *onerror*. For scripts containing these commands, the *do* command must be used.

As mentioned before, either the *do* or *source* commands can be used to invoke a script in the QuestaSim software. To invoke a script, simply type either *do* or *source* in the QuestaSim transcript area, followed by the location of the script you want to invoke. If the script is in the current directory, you can simply type the name of the script to invoke it. Similarly, a script can invoke another script using either of these commands.




Figure 4.1. Method for Invoking Scripts Using the QuestaSim User Interface

Aside from that, another way to invoke a script is to select **File > Load > Macro File** from the QuestaSim software menu bar as shown in [Figure 4.1](#). If you are unable to select the macro file, try clicking the transcript area first. After **Macro File** has been selected, a new file explorer window opens and you can select the script to invoke. By default, this window only displays .do and .tcl files so you must use the drop-down list at the bottom right of the window to select a different file type if the script uses some other extension. After you have located the script to invoke, select and then click the **Open** button to invoke it in the QuestaSim software. This method is the same as typing *do <script name and location>* in the QuestaSim software transcript area.

4.1.3. Compiling Multiple Files

Depending on the language of the files you want to compile, there are three main ways to compile multiple files to a QuestaSim library. The *VCOM* command is used to compile VHDL modules and has a *-f* method, which can be used to compile multiple files from a master file list.

The *VLOG* command, which is used to compile Verilog and System Verilog files, also has a *-f* method as well as a *+incdir+* method, and a *-y* method for compiling multiple files. The main limitation for these methods of compilation is that neither *VCOM* or *VLOG* support mixed language compilation. This means that you cannot compile *VHDL* and *Verilog* files with the same *VCOM* or *VLOG* commands and you must compile them separately.

The important thing to know about compiling multiple files with single TCL commands is that each module is treated as its own independent design unit. This means that using any method for compiling multiple files is functionally the same as typing multiple *VLOG* or *VCOM* to compile each individual file. Aside from that, the *VLOG* command also has a *-mfcu* option, which can be used to change this compilation behavior so that all compiled files are treated as a single design unit.

4.1.3.1. -f Compilation Method

Requirements: Separate file list file with full or relative paths to additional files to compile.

Usage: `vlog -work <library> -f <file list>`

Advantages

- Command is simple to use and understand.
- Can be used by both *VLOG* or *VCOM*.

Disadvantages

- Requires an additional file list file.
- Compiles all files in the file list, regardless of whether they are required or not.

4.1.3.2. +incdir+ Compilation Method

Requirements: Include for additional files to compile in the top file being compiled first.

Usage: `vlog +incdir+<search path> -work <library> <top file>`

Advantages

- Easiest command to set up if all include RTL are in the same few directories.

Disadvantages:

- Cannot compile VHDL files that are include.
- Requires additional *+incdir+* to search for files located in a different directory.

4.1.3.3. -y Compilation Method

Requirements

- Top module with missing design units.
- *-y* option for various locations to search for design units to compile.
- *+libext+* option to specify the file extensions to search for with the *-y* option.

Usage: `vlog -work <library> <top file> -y <file search path> +libext+<file extension>`

Advantage

- Can easily resolve missing instances to compile necessary files.
- Easy to manage which files to compile after the initial setup.
- Only compiles files that are necessary.

Disadvantage

- Complicated initial setup requires specific directory and file structure.
- Cannot compile VHDL files.

4.2. Simulation Tips and Tricks

This section introduces the various quality-of-life tips to improve the usage of the QuestaSim software. These tips can be used to simplify various portions of the simulation process. All these tips can be used interchangeably and are not mutually exclusive with each other. The only exception is for [Simulation Configurations](#), which can only be used for project-based simulations and does not have an equivalent mechanic for directory-based simulations.

4.2.1. Simulation Configurations

A simulation configuration is an easy way for project-based simulations to reinvoke the QuestaSim VSIM simulator with some specific settings. Functionally, using a simulation configuration is the same as typing a *VSIM* command to the QuestaSim transcript. The advantage of simulation configurations is that after they are set up, you only need to double click the configuration in their project tab to reinvoke the QuestaSim software with those specific settings.

This method is useful for projects with multiple testbenches or sets of options used to simulate a design in different ways. In situations like this, you can use multiple simulation configurations to easily reinvoke the QuestaSim software with a different set of VSIM command options to change the way the project is simulated.

4.2.1.1. Creating a Simulation Configuration

To create a simulation configuration, follow these steps:

1. Select **Project > Add to Project > Simulation Configuration**. You can also right-click on the **Project** tab, select **Add to Project > Simulation Configuration**.




Figure 4.2. Adding a Simulation Configuration to a QuestaSim Project




Figure 4.3. Simulation Configuration Setup Initial Page

2. Define a **Simulation Configuration Name**.
3. Select the folder to place the simulation configuration in using the **Place in Folder** drop-down option.
By default, the configuration is added to the top-level project folder.
4. Select a top module to simulate from the **Design** tab.
Select the dropdown next to **Work**, then select the module name corresponding to the testbench.
The **Design Unit(s)** field should update to reflect the testbench selection.
5. Select which libraries to link for missing design instances in the **Libraries** tab.
6. Select settings in the **VHDL**, **Verilog**, **SDF**, or **Others** tabs according to the projects simulation requirements.
7. Click **Save** to add the configuration to the project.
The simulation configuration is visible in the **Projects** tab as shown in Figure 4.4.




Figure 4.4. Simulation Configuration Added to Project

4.2.1.2. Launching a Simulation Configuration

Once a simulation configuration has been added to a QuestaSim project, it can be easily executed to reinvoke the QuestaSim VSIM simulator with the specified simulation settings. To invoke the QuestaSim software using a simulation configuration, double-click the name of the configuration from the **Projects** tab as shown in Figure 4.4.

4.2.2. Saving and Loading User Interface Layouts

A useful aspect of the QuestaSim software is its user interface layout feature, which can be used to alternate between various user interface configurations. The user interface layout feature is used to create multiple different user interface layouts depending on which window you want to see, how you want them positioned, how they should be sized, and more. The QuestaSim software comes with a few different user interface layouts by default, such as *NoDesign* and *Simulate*. These default layouts are used by the QuestaSim software during various parts of the QuestaSim software usage to automatically update the user interface layout and appearance. For example, when the VSIM simulator is invoked, the *Simulate* layout is loaded, which opens the waveform window as well as a few other debug views.

4.2.2.1. Creating a Layout

Creating a user interface layout is simple. The first step in doing so is to modify the existing user interface layout and configuration according to the preference. This step does not require any active simulation to be running to include debugging views like the objects or waveform windows. Any layouts that are created are not project specific, and can be used regardless of the version of the QuestaSim software that you are using or the project that you are simulating.




Figure 4.5. Location of the Save Layout As Option

Note: The **Delete** option is used to delete a custom user interface layout.

When you are satisfied with the configuration of the new user interface layout, select **Layout** from the QuestaSim menu bar, and then **Save Layout As** to create the new layout. From the popup window that appears, define a name for the new layout using the **Save Layout As** field. If an existing layout is selected instead of a new name, the existing layout is overwritten with the active layout settings.




Figure 4.6. Save Layout as Naming Option

4.2.2.2. Loading a Layout

Depending on the intentions for the custom layout that was created, there are a few different ways to load a layout in the QuestaSim software. The first and most simple way to load a custom layout involves the QuestaSim user interface. To select a different layout to load, select the arrow next to the **Layout** option to expand the list of layouts to select from. From the drop-down list of layouts that appears, select the layout you want to load.




Figure 4.7. Layout Setting in the QuestaSim User Interface

Similarly, another way to load a user interface layout in the QuestaSim simulator involves the **Layout** tab drop-down list from the QuestaSim menu bar as shown in Figure 4.5. To load a different user interface layout this way, select the layout that you want to load from the list of layouts that appear at the bottom of the drop-down list.

Aside from that, another way to select which layout to load is to set the default layout that the QuestaSim software automatically loads. To do this, select **Layout > Configure** from the QuestaSim menu bar. As shown in [Figure 4.8](#), doing this opens the **Configure Window Layouts** window. Within this window, select a new layout to load automatically using the **When no design loaded** and **When a design is loaded** fields. The *when no design is loaded* selection is active whenever the QuestaSim software is opened, and the *when design is loaded* option only activates when the VSIM simulator is invoked.




Figure 4.8. QuestaSim Simulator Layout Configuration Window

The advantage of this method for selecting a QuestaSim layout is that the QuestaSim software automatically switches between these layouts as you simulate the project. The drawback of this method is that there are only two stages that can be set, which are when a design is loaded and when a design is not yet loaded.

Aside from the methods mentioned, one last way to load layouts involves the **layout load** TCL command. As the name implies, this TCL command can be used in scripts to automatically load a specific user interface layout during a scripts execution. For more information about this command, refer to the [layout load](#) section.

4.2.3. Creating a Waveform Do Script

The Waveform scripts are a useful way to load a specific waveform configuration with signals and settings without having to manually add or modify any signals. An example waveform do script is shown in the [Post-MAP with Timing Simulation Script](#) section.

Typically, there are two main commands used in a waveform do script. The first command is *add wave*, which is used to add signals to the waveform display. This command has several additional options, which correspond to various settings for that signal. For more information about the *add wave* TCL command, refer to the [add wave](#) section.

Aside from that, another command that is typically used with waveform do scripts is *onerror*. Adding *onerror {resume}* to the top of user waveform do script allows the script to continue executing if it encounters an error. This is particularly useful for designs that are a work in progress and are frequently changing. The reason for this is because the *onerror* command allows the script to continue running if there are some signals that have been renamed or removed from the design. For more information about the *onerror* TCL command, refer to the [onerror](#) section.

4.2.3.1. Saving a Waveform Format as a Script

A useful feature of the QuestaSim software is that its waveform display can be used to automatically generate a waveform do script. Depending on the modifications that were made to the waveform display, a do script containing the equivalent *add wave* TCL commands are generated. This do script can be invoked to repopulate a waveform display with the exact same settings as before.

4.2.3.2. Saving a Waveform Configuration

To save a waveform configuration, follow these steps:

1. Configure the waveform as shown in [Figure 4.9](#).
2. Select **File > Save Format** from the menu bar.

CTRL + S is another way to save the waveform configuration.




Figure 4.9. Save Waveform Display Format Window

3. Define a name and location to save the waveform do script.
By default, the script is called *wave.do* and saved to the current QuestaSim directory.
4. Enable **Waveform formats**.
This setting saves all the changes that were made to the waveform display to a script.
5. Click **OK**.

After the waveform format is saved as a script, it can easily be invoked like any other script in the QuestaSim software. The only requirement is that the waveform window is already open. A useful way to invoke this script from a separate script is using the `do TCL` command, or the `-do VSIM` option.

4.2.4. Creating and Using Custom Libraries

Custom libraries are a useful method for storing design or verification modules that are commonly used in other testbenches or designs. Custom libraries are particularly useful for modules that do not change frequently, as you can compile that file to a custom library knowing that you do not need to recompile it like other design or testbench files associated with the project.

There are two main ways to create a custom library. In this section, you focus on how to do so using the QuestaSim user interface. For more information on creating a custom library using TCL scripts, refer to the example script in the [Compiling Files to a Custom Library](#) section.

4.2.4.1. Creating a Custom Library

To create a custom library, follow these steps:

1. Switch to the directory you want to create the library in.
Use the `CD` TCL command, or select **File > Change Directory** from the menu bar.
2. Select **File > New > Library** from the menu bar.




Figure 4.10. Creating a Custom QuestaSim Library

3. Select a **new library and a logical mapping to it**.
This creates a new QuestaSim library and maps it in the active *modelsim.ini* file.
4. Define a **Library Name**.
The **Library Physical Name** option automatically updates to match.
The **Library Physical Name** is the name of the folder that is created




Figure 4.11. Library Creation Window

5. Click **OK**.
A new library is created and mapped relative to the current directory.
Edit the *modelsim.ini* file to add the full library mapping.
By default, the mapping added to the active *modelsim.ini* file is relative to the current directory causing it to be inaccessible for projects/simulations in other directories.
The *modelsim.ini* file the full mapping is added to controls which projects can use the library.
<project name>.mpf – library is only accessible from the current project.
Local *modelsim.ini* – only simulations from the current directory can access the library.
Primary *modelsim.ini* – library is accessible for all local *modelsim.ini* and *<project name>.mpf* files that reference the primary *modelsim.ini* file (recommended).




Figure 4.12. Example modelsim.ini Modification to Add Full Library Path

4.3. Simulating Different Process Stages

Both the Diamond and Radiant software support post-RTL simulation and can be used to generate post-synthesis simulation netlists and standard delay format (SDF) files to simulate projects with timing. The usefulness of post-RTL simulation is that it allows you to check the functionality of our projects at various points in the Diamond or Radiant software project implementation flow. Aside from testing the full design on device, these post-RTL simulation methods enable us to better understand how the project functions.

4.3.1. Generating Post-RTL Simulation Files

The main requirement for any of the post-RTL simulation options available in the QuestaSim software is to generate the appropriate files required for simulation using the software process toolbar. Although both the Diamond and Radiant software support various kinds of post-RTL simulation, there are some differences between the processes stages that each software can generate simulation files for.




Figure 4.13. Radiant Software Process Toolbar

Figure 4.13 shows the Radiant software process toolbar that only supports Verilog post-synthesis and gate-level simulation file generation. Enabling either of these options generates a .vo simulation netlist file that can be used to simulate a project at that process stage. Additionally, for gate-level simulations there is also another SDF file that is generated, which can be used to simulate the netlist with timing.

Figure 4.14 shows the Diamond software process navigator tab, which supports both VHDL (.vho) and Verilog (.vo) simulation netlist generation. Additionally, another difference is that the Diamond software can generate a post-MAP, and post-PAR simulation netlist file, as well as SDF files for both process stages to simulate the project with timing. After the correct option has been enabled, a simulation netlist file can be generated for that respective process stage by running the Diamond software through it or by double clicking the option itself.




Figure 4.14. Diamond Software Process Navigator Tab

4.3.2. Using Post-RTL Simulation Netlists

After the simulation netlist has been generated for the process stage that you want to simulate the project at, there are two methods to simulate project simulation netlist. The first method uses TCL commands or scripts, and the second method uses the QuestaSim user interface. To simulate a project post-synthesis using the QuestaSim user interface, simply compile the .vo or .vho post-RTL simulation netlist file to the work library, and then simulate the project as normal. For more information about the general simulation flow using the QuestaSim user interface, refer to the [Simulating a Project](#) with QuestaSim User Interface section.

A useful feature of the Diamond and Radiant software simulation wizard tools are that they can be used to generate a post-RTL simulation script for the process stage that you want to simulate the project at. After the correct simulation files have been generated for a process stage, that option becomes available for selection in the second page of the Simulation Wizard setup window.

Aside from the method of generating a post-RTL simulation script, the general process for creating a custom post-RTL simulation script is simple. The only difference between this flow and any other RTL simulation flow is that you would first need to compile the .vo or .vho post-RTL simulation netlist file using either the `VLOG` or `VCOM` TCL commands. After the correct simulation netlist has been compiled to the working library, the final step is to invoke the QuestaSim software using the `VSIM` command. For post-RTL simulation, there are no additional TCL commands or options that are required. Refer to the [Post-MAP with Timing Simulation Script](#) section for an example of a post-RTL simulation script.

4.3.3. Simulating Post-RTL with Timing

Similar to the previous section, the two methods to simulate a project with timing are to use either TCL commands or scripts or the QuestaSim user interface.

4.3.3.1. Simulating Post-RTL with Timing Using TCL Commands

Similar to simulating different process stages, both the Diamond and Radiant software simulation wizard tools can be used to generate post-RTL simulation scripts with timing. The main limitation of this is that the Diamond software simulation wizard cannot generate a post-MAP with timing script, although the software tool itself can generate a post-MAP SDF file. To generate a post-RTL with timing simulation script using the simulation wizard, select the correct process stage with timing option in the second page of the simulation wizard setup window.

Aside from using the simulation wizard to generate a post-RTL with timing script, another way to simulate a project with timing involves the *VLOG*, *VCOM*, and *VSIM* TCL commands. Similar to post-RTL simulations, you must also compile the *.vo* or *.vho* simulation netlist file using the *VLOG* or *VCOM* commands depending on the file extension. The reason for this is because each SDF file is annotated using the nets corresponding to the simulation netlist file that was generated for that process stage. Because of this, any SDF file can only be used with the simulation netlist file that was generated with it for that process stage.

After the post-RTL simulation netlists have been compiled to work, the only other difference in the script-based simulation flow is to use either the *-sdfmin*, *-sdftyp*, or *-sdfmax* options for the *VSIM* command to annotate the cells in the simulation netlist with either their minimum, typical, or maximum standard delay format values. For more information about these command options, refer to the [vsim](#) section for information about the command options or to the [Post-MAP with Timing Simulation Script](#) section for an example script.

4.3.3.2. Simulating Post-RTL with Timing Using the QuestaSim User Interface

To simulate post-RTL with timing, follow these steps:

1. Compile *.vo* or *.vho* simulation netlist file to work. Refer to the [Simulating a Project](#) with QuestaSim User Interface section for information on compiling files to work using the QuestaSim user interface.
2. Select **Simulate > Start Simulation** from the QuestaSim menu bar.
3. Select the correct testbench to simulate from the **Design** tab.
4. Select the correct libraries to link to resolve missing design instances using the **Libraries** tab.
5. Click **Add** in the **SDF Files** section of the **SDF** tab.




Figure 4.15. SDF Tab View of the Start Simulation Window

6. Click **Browse** to locate and select the SDF file for the project.
7. Choose the following delay type to add using the **Delay** field:
 - **typ** = typical delay value
 - **min** = minimum delay value
 - **max** = maximum delay value
8. Select the region to apply the delay format to using the **Apply to Region** field.
Example: For a testbench *top_tb* instantiating a DUT called *hw_soc*, you must enter */top_tb/hw_soc* to apply the delay to the correct module.
9. Click **OK**.
10. Repeat steps 5-9 to apply more standard delay values to cells as required.
11. Click **OK** to begin the simulation.




Figure 4.16. Add SDF Entry Window

5. TCL Commands and Options

The QuestaSim software has many different TCL commands that are used to automate certain parts of the project simulation flow. This section describes the TCL commands and options for TCL scripting.

This document does not outline all the TCL commands or TCL command options in the QuestaSim software. For more information about these TCL commands or other TCL commands or options that were not mentioned in this section, refer to the QuestaSim Command Reference Manual.

To access the QuestaSim Command Reference Manual, follow these steps:

1. Open the software version of the QuestaSim software.
2. From the menu bar, select **Help > PDF Documentation > Reference Manual**.

Each of the commands mentioned in this section has a description, syntax, arguments, and example subsection. Arguments in between arrows < > indicate the type of argument, which is typically some user input like a file name. Arguments in brackets [] are optional, while all other arguments are required.

5.1. Frequently Used TCL Commands and Options

This section includes the most frequently used TCL commands and options for TCL scripting.

5.1.1. add wave

Description: Adds an object to the waveform display window.

Syntax: add wave <arguments>

Arguments

- <object name>
 - Adds the specified object to the waveform display window.
 - Use * to add all the signals from the current module.
 - Use / to add signals from different levels of the project's hierarchy.
- {<object name> {signal_1 signal_2 ...}}
- Creates a user-defined bus called <object name> containing signal_1, signal_2,...

Example

- add wave top_tb/dut_wrap/*
 - Adds all the top-level signals from the dut_wrap module that is instantiated by top_tb.
- add wave {my_bus {led_0 led_1 led_2 led_3}}
- Adds a new custom bus containing the led_0 – led_3 signals from the top module.

5.1.2. cd

Description: Changes the current directory to the one specified following the command.

This must not be used for project-based simulations as projects are tied to a specific directory. Changing the directory after a project is open closes that project.

Syntax: cd <directory path>

Arguments

- <directory path>
 - Specifies the full or relative path that you want the current QuestaSim directory to change to.

Example

- cd C:/Users/john/Documents/my_projects/counter
 - Changes to the absolute directory called counter.
- cd ../../scripts/plugins
 - Goes two directories back from the current directory, then into the plugins directory.

5.1.3. do

Description: Invokes a script or executes a set of commands.

Syntax: do <file name> [<parameters>]

Arguments

- <file name>
 - Name of the script that you want to invoke.
 - Can be a full or relative path depending on the location of the script.
- [<parameters>]
 - (Optional) set of parameters to pass to the script being invoked.

Example

- do C:/Users/john/Documents/scripts/plugins/my_script.do
 - Invokes the my_script.do script located at the specified full path.

5.1.4. project

Description: Performs a variety of different operations on a project. These commands can only be used for and on QuestaSim software projects and do not work with directory-based simulations.

Syntax: project <arguments>

Arguments

- addfile <file name> [<folder name>]
 - Adds the specified file to the current project.
 - If a <folder name> is specified, the file is added to that project folder.
- addfolder <folder name> [<parent folder>]
 - Creates a new folder within the active project.
 - If a <parent folder> is specified, the new folder is added as a sub-folder of the parent.
- calculateorder
 - Determines the optimal compilation order for the files in the project by compiling each file and moving the files that error out to the bottom of the order.
- close
 - Closes the active project.
- compileall [-n]
 - Compiles all the files in the active project.
 - -n outputs the list of commands that are executed to compile each file in the project, without actually invoking those commands or compiling any files.
- compileoutofdate [-n]
 - Compiles all files that have been updated since their last compilation (the date/time stamp from each file are used to determine which file have been modified).
 - -n outputs the list of commands that are executed to compile each file in the project, without actually invoking those commands or compiling any files.
- new <directory> <project name> [<default lib>] [<initial .ini>] [0 | 1]
 - Creates a new project in the specified <directory> called <project name>.
 - <default lib> is the name of the library the project defaults to (default is work).
 - <initial .ini> is used to specify a specific *modelsim.ini* file to use as the source for the new project.
 - If no <initial .ini> is specified, the active *modelsim.ini* file is used instead.
 - [0 | 1] is used to determine how to reference the source *modelsim.ini* file.
 - 0 is the default option, and copies all the library mappings from the source *modelsim.ini* file to the new .mpf file, causing them to be local for the new project.
 - 1 references the library mappings from the source *modelsim.ini* file.

- open <project .mpf>
 - Opens the specified project file.
 - If a project is currently open, the QuestaSim software closes it before opening the new project.
- removefile <file name>
 - Removes the specified file from the active project.

Example

- project new . clnx_sim_proj C:/Users/john/Documents/modelsim.ini 1
 - Creates a new project called *clnx_sim_proj* in the current directory.
 - References the library mappings from C:/Users/john/Documents/modelsim.ini.

5.1.5. run

Description: Advances a simulation for a specified amount of time, or specific number of time steps. This can only be used after the VSIM command has been invoked to begin a simulation.

Syntax: run <arguments>

Arguments

- <no argument>
 - Advances the simulation for the default amount of time (100 ns).
- <time steps> [<time units>]
 - Advances the simulation by the specified number of time steps and time units. Time steps can be floating point, as long as the precision does not exceed the specified timescale precision in the RTL.
 - Valid time units: fs, ps, ns, μ s, ms, sec
 - If no time unit is specified, the default unit (ns) is used.
- -all
 - Advances the simulation forever, or until a breakpoint such as \$finish is encountered in the testbench.
- -continue
 - Continues running a simulation that has encountered an event or breakpoint.
- -next
 - Advances the simulation until the next event or breakpoint.

Example

- run 10.43 μ s
 - Advances the simulation for exactly 10.43 microseconds.
- run -all
 - Advances the simulation indefinitely until a breakpoint is encountered.

5.1.6. vcom

Description: Compiles a VHDL design unit into a specified library.

Syntax: vcom [options] <file name>

Options

- -87 | -93 | -2002 | -2008
 - Specifies which VHDL standard to compile the specified file with.
 - By default, if no standard is specified 2002 is selected.
- -error <message number>, [<message number>, ...]
 - Changes the specified message number(s) level of severity to error.
- (-F | -file | -f) <filename>
 - Specifies a .f file list with the path of other VHDL files to compile using the same instances.
 - Simplifies the process for compiling multiple VHDL files with the same settings.
- -fatal <message number>, [<message number>, ...]
 - Changes the specified message number(s) level of severity to fatal.

- `-suppress {<message number>}, [<message number>, ...]`
 - Suppresses messages of the specified number from appearing during compilation.
- `-warning <message number>, [<message number>, ...]`
 - Changes the specified message number(s) level of severity to warning.
- `-warning error`
 - Changes the severity of all warnings to errors.
- `-work <library name>`
 - Specifies the QuestaSim software library to compile the VHDL design units to.
 - By default, if no library is specified the files are compiled to work.

Example

- `vcom -f flist.f -2008 -work alt_work top.vhd`
 - Compiles *top.vhd*, and all the files specified in *flist.f* using VHDL-2008 standard.
 - Each VHDL design unit is compiled to the library called *alt_work*.
- `vcom top.vhd -warning 2213`
 - Compiles the *top.vhd* design unit to work.
 - Changes the severity of the error message number 2213 to warning.

5.1.7. view

Description: Opens the specified window. If no argument is input after the command, a list of all the currently active windows are returned.

Syntax: `view <arguments>`

Arguments

- `<window type>`
 - Type of window to open
 - Valid window types:
 - assertions, atv, browser, calltree, canalysiss, capacity, classgraph, classtree, covergroups, dataflow, details, duranked, exclusions, fcovers, files, fsmlist, fsmview, instance, library, list, locals, memdata, memory, msgviewer, objects, process, profile details, project, ranked, runmgr, schematic, source, stackview, structural, structure, tracker, transaction, transcript, uvm details, watch, wave
- `-height <# of pixels>`
 - Specifies the height of the window in pixels.
- `-title <window title>`
 - Specifies a new name for the window.
- `-width <# of pixels>`
 - Specifies the width of the window in pixels.
- `-dock | -undock`
 - Docks or undocks the specified window to the main QuestaSim user interface instance.
- `-x <# of pixels>`
 - Specifies the location of the upper left-hand x-coordinate of the window in number of pixels.
 - Must be a non-negative integer.
- `-y <# of pixels>`
 - Specifies the location of the upper left-hand y-coordinate of the window in number of pixels.
 - Must be a non-negative integer.

Example

- `view wave -undock -width 1,920 - height 1,080`
 - Opens the waveform window, undocking it from the main QuestaSim user interface.
 - Waveform window is 1,920 x 1,080 pixels, occupying the full monitor display.

5.1.8. vlib

Description: Creates a design library.

Syntax: vlib [<options>] <library name>

Arguments

- -dirpath <directory path>
 - Used to specify a different directory to create a library in.
 - If this is not specified, the new library is created in the current directory.
- (-lock | -unlock) <design unit>
 - Locks or unlocks a specific design unit within a library from being recompiled.
- -locklib | -unlocklib
 - Locks or unlocks an entire design library from being recompiled.
- -override_precision
- -override_timescale
- <library name>
 - Name of the library you want to create.

Example

- vlib -dirpath C:/alt_path/new_lib lib_ex
 - Creates a new design library called *lib_ex* located at C:/alt_path/new_lib/lib_ex
- vlib -unlocklib lib_ex
 - Unlocks the library called *lib_ex* if it was locked before.
 - If it was not locked previously, nothing will happen.

5.1.9. vlog

Description: Compiles a Verilog or System Verilog design unit into a specified library.

Syntax: vlog [options] <file name>

Arguments

- -93
 - Specifies that the VHDL interface to Verilog modules uses VHDL-1993.
- +define+ <macro name>[=<macro text>]
 - Defines a macro via the command line that is called <macro name> and has value <macro text>.
 - +define+<macro name 1>=<macro text 1>+<macro name 2>=<macro text 2>+.. can be used to define multiple macros in the same command.
- -error <message number>[, <message number>, ...]
 - Changes the severity level of the specified message to error.
- (-F | -file | -f) <file name>
 - Specifies another file that specifies the paths for other design units to compile.
 - Used to compile multiple design units easily with the same compilation settings.
- +incdir+<directory path>
 - Specifies the location of directories to search for files located within includes.
 - By default, VSIM searches the current directory, followed by any directories specified with +incdir+.
- +libext+<suffix>
 - Used in conjunction with the -y VLOG option to specify the extension of files to search for compilation.
- -mfcu
 - Treats each file in a command as a single compilation unit.
 - Opposite behavior of -sfcu.
- -permissive
 - Allows messages from the LRM group of errors to be treated as warnings.
- -override_precision
 - Overrides the precision specified in RTL with whatever is set with the -timescale command.

- `-override_timescale=<time units>/<time precision>`
 - Overrides the timescale and precision specified in RTL with `<time units>` and `<time precision>`.
- `-sfcu`
 - Treats each file in a command as its own separate compilation unit (default vlog behavior).
 - Opposite behavior of `-mfcu`.
- `-source`
 - Displays the associated line of code that an error is generated from.
 - By default, only the error message and line number are displayed.
- `-suppress {<message number> | <message group>}, {<message number> | <message group>}, ...]`
 - Prevents the specified message, or groups of messages from displaying.
- `-sv`
 - Enables System Verilog features and keywords.
 - By default, compilation follows IEEE standard 1364-2005 and ignores System Verilog keywords.
- `-timescale=<time units>/<time precision>`
 - Specifies a default timescale for all design units being compiled that do not already have an explicit timescale definition.
- `-warning <message number>[,<message number>]`
 - Changes the severity of the specified message(s) to warning.
- `-warning error`
 - Changes the severity of all warning messages to error.
- `-work <library name>`
 - Specifies a different library to compile design units to.
 - If no `-work` library is specified, files are default compiled to *work*.
- `-y <library directory>`
 - Specifies a source library containing module definitions, packages, interfaces, and primitives to search for that are not already part of an existing library.
 - Requires the `+libext+` option to specify the file type extensions to search for.
- `<file name>`
 - Name or path of the specific Verilog file to compile.

Example

- `vlog -work work -sv -permissive -timescale 1ns/100ps top_tb.v`
 - Compiles the modules in *top_tb.v* to work with a timescale and resolution of 1 ns by 100 ps.
 - Uses System Verilog features and keywords during compilation and demotes some errors to warnings.
- `vlog top_tb.v -sv -mfcu -y C:/project/rtl +libext+.v+.vh+.sv+.svh`
 - Compiles the top module *top_tb.v* to work.
 - Searches C:/project/rtl for any unresolved instances with extensions *.v*, *.vh*, *.sv*, and *.svh* and then compiles those files to work as a single compilation unit.

5.1.10. vmap

Description: Defines a mapping between a logical library and a physical library by modifying the active *modelsim.ini* file.

Syntax: `vmap <arguments>`

Arguments

- `-c`
 - Copies the active *modelsim.ini* to the current directory.
 - Do not use this command with any other options.
- `-del <logical name>`
 - Deletes a mapping from the specified logical library from the active *modelsim.ini* file.
- `<logical name> <path>`
 - Maps a logical library to the library at the specified path.

- `-modelsimini <path>`
 - Loads an alternate *modelsim.ini* file that replaces the currently active *.ini* when executing this command.

Example

- `vmap -c`
 - Creates a copy of the active *modelsim.ini* file in the current directory.
- `vmap new_work C:/Users/john/my_dir/work33`
 - Maps the logical library *new_work* to the physical directory *C:/Users/john/my_dir/work33*.

5.1.11. vsim

Description: Invokes the VSIM simulator and begins a simulation.

Syntax: `vsim <arguments>`

Arguments

- `-default_radix <radix>`
 - Overrides the default radix QuestaSim software setting.
 - Valid radices: `ascii`, `binary`, `decimal`, `hexadecimal`, `octal`, `symbolic`, `unsigned`.
- `-do {<command string> | <do file>}`
 - Executes the set of commands in `<command string>` or within `<do file>` once VSIM has loaded.
- `-error <message number> [, <message number>, ...]`
 - Sets the selected message numbers severity to error.
- `-f <file name>`
 - Specifies a separate file with more VSIM command options.
 - Enables complex command reuse without having to retype arguments each time.
- `-g <Name>=<Value>`
 - Assigns a value to all VHDL generics or Verilog parameters that are unassigned or do not have explicit values yet.
 - Multiple arguments can be entered for each respective generic or parameter as a space-separated list.
- `-lib <library name>`
 - Specifies the working library to look for design units.
 - If no `-lib` is specified, the default library is *work*.
- `-L <library name>`
 - Specifies an additional library to look for design units after searching *work* or the library specified with `-lib`.
 - Libraries are searched in the order their `-L` is linked in the command line.
- `-modelsimini <path>/modelsim.ini`
 - Specifies an alternate QuestaSim software setting file to use in place of the active one.
- `-permissive`
 - Downgrades some error messages in the LRM group of errors to warnings.
- `-sdfmin | -sdfmax | -sdfmax [@<delay scale>] [<module name>=<sdf file location>]`
 - Annotates `<module name>` with either the minimum, typical, or maximum standard delay values specified in the standard delay format file located at `<sdf file location>`.
 - Scales the delay value that is applied by `<delay scale>` if one is specified. Otherwise, the default is `x1`.
- `-suppress <message number> [, <message number>, ...]`
 - Prevents the specified `<message number>` from appearing during simulation.
- `-t [<multiplier>] <time unit>`
 - Specifies the time resolution for the simulation.
 - Valid time units: `fs`, `ps`, `ns`, `μs`, `ms`, `sec`.
- `+transport_int_delays`
 - Selects transport mode with pulse control for single-source nets.
 - If this is not enabled, by default pulses smaller than the delay from the sdf are filtered out.
- `+transport_path_delays`
 - Selects transport mode for path delays.

- If this is not enabled, by default pulses smaller than the delay from the sdf are filtered out.
- -warning <message number> [, <message number>, ...]
 - Changes the severity level of <message number> to warning.
- -warning_error
 - Reports all warnings as errors.

Example

- vsim -lib work -L ovi_lifcl work.top_tb
 - Invokes the QuestaSim software, links the work and ovi_lifcl libraries to resolve instances.
 - Uses the top_tb module that was compiled to work as the simulation top module.
- vsim -lib work -L ovi_lifcl -override_timescale=1ns/10ps top_tb -do {view wave; add wave /*; run 50 ns;}
 - Invokes the QuestaSim software, links the work and ovi_lifcl libraries to resolve instances.
 - Uses the top_tb module that was compiled to work as the simulation top module.
 - Sets the timescale in the included RTL to be 1 ns by 10 ps.
 - Opens the waveform display, adds all signals from the top module, and advances the simulation for 50 nanoseconds.

5.1.12. wave

Description: Collection of various commands that are used to make modifications to the waveform window. Requires that VSIM is already running, and that the waveform window is open.

Syntax: wave <arguments>

Arguments

- zoom in <zoom factor>
 - Zooms in the waveform display by the specified zoom factor.
 - If no zoom factor is specified, the display is zoomed in 2X.
- zoom out <zoom factor>
 - Zooms out the waveform display by the specified zoom factor.
 - If no zoom factor is specified, the display is zoomed out 2X.
- zoom full
 - Zooms out the waveform display to show the entire waveform.
- zoom range <left-side time value> <right-side time value>
 - Sets the left and right edge for the waveform display to the left and right-side values.

Example

- do {run -all; wave zoom full;}
 - Runs the simulation until a breakpoint is encountered, and then zooms out the entire waveform display.
- wave zoom range 5 ns 20 ns
 - Zooms into the range beginning with 5 ns and ending with 20 ns.

5.2. Other Useful TCL Commands and Options

This section outlines some additional TCL commands and options that are useful, but less commonly used for TCL scripting in the QuestaSim software. For more detailed information about these TCL commands, or other TCL commands or options that were not mentioned in this section, refer to the QuestaSim Command Reference Manual.

To access the QuestaSim Command Reference Manual, follow these steps:

1. Open the software version of the QuestaSim software.
2. From the menu bar, select **Help > PDF Documentation > Reference Manual**.

Each of the commands mentioned in this section has a description, syntax, arguments, and example subsection. Arguments in between arrows < > indicate the type of argument, which is typically some user input like a file name. Arguments in brackets [] are optional, while all other arguments are required.

5.2.1. formatTime

Description: Changes the global setting for all time values displayed in the QuestaSim user interface.

Each argument requires either a + prefix to enable the setting, or – prefix to disable it. Using the command with no arguments returns the current setting values for each setting. The default is for all of these to be disabled (-).

Syntax: formatTime [<arguments>]

Arguments

- +commas | -commas
 - Adds (+) or removes (-) commas from time values.
- +nodefunits | -nodefunits
 - Does not include (+) or does include (-) default units in time values.
- +bestunits | -bestunits
 - Enables (+) or disables (-) unit swapping to.

Example

- formatTime +commas
 - Changes 1234567 ns to 1,234,567 ns in the user interface.
- formatTime +nodefunits
 - Changes 1234567 ns to 1234567 in the user interface.
- formatTime +bestunits
 - Changes 1200000 ns to 1.2 ms in the user interface.

5.2.2. layout load

Description: Opens the specified layout.

Syntax: layout load <layout name>

Arguments

- <layout name>
 - Name of the layout to load.

Example

- layout load my_layout
 - Loads the custom layout called *my_layout*.

5.2.3. onbreak

Description: This used in DO scripts to execute a command, set of commands, or script whenever a breakpoint is encountered in source code.

Syntax: onbreak <commands>

Arguments

- <commands> ; {<commands>; ...}
 - Command, set of commands, or script to execute when a breakpoint is encountered in source code.

Example

- onbreak break_script.tcl
 - Invokes the *break_script.tcl* script whenever a breakpoint is encountered.

5.2.4. onelaberror

Description: This used in DO scripts to execute a command, set of commands, or script whenever an error is encountered during elaboration when VSIM is invoked.

Syntax: onelaberror <commands>

Arguments

- <commands> ; {<commands>; ...}

- Command, set of commands, or script to execute when an error is encountered during elaboration of VSIM.

Example

- onelaberror history
 - Prints a history of all commands executed when an elaboration error is encountered during VSIM.

5.2.5. onerror

Description: This is used in DO scripts to execute a command, set of commands, or script whenever an error is encountered during the master scripts execution.

Syntax: onerror <commands>

Arguments

- <commands> ; {<commands>; ...}
 - Command, set of commands, or script whenever an error is encountered during the primary script's execution.

Example

- onerror {resume}
 - Resumes the script's execution if an error is encountered.

5.2.6. onfinish

Description: This is used in DO scripts to execute a command, set of commands, or script whenever a \$finish is encountered during a simulation.

Syntax: onfinish <commands>

Arguments

- <commands> ; {<commands>; ...}
 - Command, set of commands, or script whenever a \$finish is encountered during the simulation.

Example

- onfinish simstats
 - Invokes the simstats command, reporting the statistics for the current simulation when a \$finish is encountered during the simulation.

5.2.7. precision

Description: This controls how numbers are displayed in the Objects, Wave, Locals, and List windows. Maximum precision value cannot exceed 17. The default precision is 6.

Syntax: precision [<digits> [#]]

Arguments

- <digits> [#].
 - Number of digits to display in the user interface.
 - # forces trailing zeros in the precision.
- no argument
 - Returns the current precision value.

Example

- precision 3
 - Results in 3 digits of precision.
- precision 5#
 - Results in 5 digits of precision with any missing decimals set to zero.
 - For example: 6.43 -> 6.4300.

5.2.8. quietly

Description: This turns off transcript echoing for the specified command.

Syntax: quietly <command name>

Arguments

- <command name>
 - QuestaSim command to turn off transcript echoing for.

Example

- quietly vlog
 - Turns off transcript echoing for the VLOG command.

5.2.9. quit

Description: This quits the QuestaSim simulator or QuestaSim software itself.

Syntax: quit <arguments>

Arguments

- -f | -force
 - Forces QuestaSim simulator to exit.
- -sim
 - Exits the VSIM simulator.
- -code <integer>
 - Exits QuestaSim simulator, reporting the exit code <integer>.

5.2.10. radix

Description: This sets the default radix to use for a simulation.

Syntax: radix <radix type> [<radix setting>]

Arguments

- <radix types>
 - -binary
 - Displays signals in binary format.
 - -octal
 - Displays signals in octal format.
 - -decimal | -signed
 - Displays signals in signed decimal format.
 - -hexadecimal
 - Displays signals using lower case hexadecimal values.
 - -HEXADECIMAL
 - Displays signals using upper case hexadecimal values.
 - -unsigned
 - Displays signals in unsigned decimal format.
 - -ascii
 - Displays signals using 8-bit character encoding.
- <radix settings>
 - -enumnumeric
 - Causes enumerations to appear as numbers.
 - -enumsymbolic
 - Displays enumerations as symbols (default behavior).
 - Used to reverse the behavior of -enumnumeric.
 - -showbase
 - Displays number of bits and radix for each signal.

- E.g. the hexadecimal number 5532 will display as 32'h5532.

5.2.11. verror

Description: This reports additional information for a specific QuestaSim software message number, set messages, or type of messages. Useful in understanding why some errors are happening, and how to resolve them.

Syntax: verror <arguments>

Arguments

- <message number> [, <message number>, ...]
 - Reports information about the specified message(s).
- -kind <tool>
 - Reports all messages from the specified QuestaSim tool.
- -pedanticerrors | -permissive | -suppressibleerrors | -all
 - Used along with -kind to search for specific types of messages from a QuestaSim tool.
 - Pedantic errors are messages with a strict interpretation of the Verilog LRM.
 - Permissive messages are warnings with less strict interpretation of Verilog LRM.
 - Suppressible errors are messages that can be suppressed.

Example

- verror 3033
 - Reports additional information about the error message #3033 to the transcript window.
- verror -kind vcom -permissive
 - Reports all possible messages from the VCOM command.
 - Only messages of the permissive type are reported.

5.2.12. where

Description: This displays the current QuestaSim software directory, and active QuestaSim software settings (*modelsim.ini*). The reported QuestaSim software setting file is the one that library mappings are referenced from.

Syntax: where

6. Example Scripts

This section contains several example scripts that demonstrate various ways to simulate a project in the QuestaSim simulator or do other common QuestaSim-related tasks such as compile custom libraries or add signals to a waveform display. The purpose of these scripts is to introduce the general structure and common TCL commands used in QuestaSim scripts. Additionally, these scripts can also be used as a starting point to develop and create your own custom scripts for use in the QuestaSim simulator.

6.1. Directory-Based Simulation Script

The following example shows how the directory-based simulation script works:

- *onerror* command causes the script to resume execution if it encounters an error.
- *cd* changes to the directory of the simulation project.
- The *if* block creates and maps a new work library if one does not already exist.
- The *vlog* command uses the *-y* option to compile the required files for simulation.
- *vsim* is used to invoke the QuestaSim simulator simulating the *top_tb* module and linking the work and *ovi_lifcl* libraries.
- Additionally, all signals from the testbench, and from the *uart* instance in the DUT module are added to the waveform window, followed by the simulation advancing 50 ns and zooming out the waveform display.

```
onerror {resume}

set radiant_dir C:/Lscc/radiant/2024.2
set proj_dir C:/QuestaSim App Notes/Script-1
cd $proj_dir

if { [file exists ${proj_dir}/work] == 0 } {
    vmap -c
    vlib work
}

vlog -work work -sv -permissive -timescale 1ns/100ps \
top_tb.v \
-y ${proj_dir}/rtl +libext+.v \
-y ${proj_dir}/tb +libext+.v+.sv \
-y $radiant_dir/cae_library/simulation/verilog/uaplatfrom
+libext+.v \
-y $radiant_dir/ip/pmi +libext+.v

vsim -lib work -L ovi_lifcl top_tb \
```

6.2. Post-MAP with Timing Simulation Script

The following example shows how the post-MAP with timing simulation script works:

- *set* command is used to set variables for the location and name of the project.
- *project* commands are used to create a new project and add the simulation netlist and testbench to it.
- *vlog* command is used to compile the simulation netlist and testbench to work.
- *vsim* command is used to invoke the QuestaSim simulator, linking the work and *ovi_machxo3l* libraries.
- *+transport_path_delays* and *+transport_int_delays* *vsim* options are used to change how signal delays are calculated through cells.
- *-sdfmax* option is used to apply the maximum delay from the specified SDF file to the simulation netlist.

```
set proj_path C:/demo/postmap_sim
set proj_name postmap_timing

project new $proj_path $proj_name
project addfile $proj_path/rtl/top_impl1_mapvo.vo
project addfile $proj_path/rtl/top_tb.v

vlog -work work $proj_path/rtl/top_impl1_mapvo.vo
vlog -work work $proj_path/rtl/top_tb.v

vsim -lib work -L ovi_machxo3l \
+transport_path_delays +transport_int_delays top_tb \
-sdfmax /top_tb/DUT=$proj_path/rtl/top_impl1_mapvo.sdf

view wave
add wave /*
run 100ns
zoom wave full
```

6.3. Waveform Do Script

The following example shows how the waveform DO script works:

- *onerror* command is used to resume script execution if an error is encountered for whatever reason.
- *add wave* command with various options are used to add signals to the waveform display into different groups, colors, and radices.

```
onerror {resume}
#First signal group
add wave -group {Testbench Signals} -color {Medium Aquamarine} -radix binary /top_tb/led_o
add wave -group {Testbench Signals} -color {Medium Aquamarine} -radix binary /top_tb/txd_o
add wave -group {Testbench Signals} -color {Medium Aquamarine} -radix ascii
/top_tb/debug_o
add wave -group {Testbench Signals} -color {Medium Aquamarine} -radix binary /top_tb/rxd_i
add wave -group {Testbench Signals} -color {Medium Aquamarine} -radix binary /top_tb/rst
add wave -group {Testbench Signals} /top_tb/debug_uart0_inst_clk_net
add wave -group {Testbench Signals} /top_tb/debug_uart0_inst_rstn_net
add wave -group {Testbench Signals} /top_tb/debug_uart0_inst_uart_txd_net
add wave -group {Testbench Signals} /top_tb/debug_uart0_inst_uart_rxd_net
add wave -group {Testbench Signals} /top_tb/clkrst0_inst_dut_clk_i_net
add wave -group {Testbench Signals} /top_tb/rx_data_debug
add wave -group {Testbench Signals} /top_tb/tx_data_debug
#Second signal group
add wave -group {UART Signals} -radix hexadecimal /top_tb/dut_inst/uart0_inst/rxd_i
add wave -group {UART Signals} -radix hexadecimal /top_tb/dut_inst/uart0_inst/txd_o
add wave -group {UART Signals} -radix hexadecimal /top_tb/dut_inst/uart0_inst/clk_i
add wave -group {UART Signals} -radix hexadecimal /top_tb/dut_inst/uart0_inst/rst_n_i
add wave -group {UART Signals} -radix hexadecimal /top_tb/dut_inst/uart0_inst/int_o
#Third signal group
add wave -group {GPIO Signals} -radix hexadecimal /top_tb/dut_inst/gpio0_inst/gpio_io
add wave -group {GPIO Signals} -radix hexadecimal /top_tb/dut_inst/gpio0_inst/clk_i
add wave -group {GPIO Signals} -radix hexadecimal /top_tb/dut_inst/gpio0_inst/resetn_i
add wave -noupdate -expand -group {GPIO Signals} -radix hexadecimal
/top_tb/dut_inst/gpio0_inst/int_o
```

6.4. Compiling Files to a Custom Library

The following example shows how to compile files to a custom library script:

- *onerror* command causes script to resume execution if it runs into some error.
- *set* commands are used to set variables for the name and location of the new library.
 - The *libpath* variable assumes that directory already exists.
- *vlib* command is used to create a new library called <lib name>.
- *vmap* command is used to map the library <lib name> to the physical directory located at <lib path>.
 - This updates the library mappings in the active *modelsim.ini* file.
 - Ensure the active *modelsim.ini* file is the primary *modelsim.ini* file so the library is accessible from any project.
- *vlog* command is used to compile Verilog and System Verilog modules from *flist_v.f* to the <lib name> library.
- *vcom* command is used to compile VHDL modules from *flist_vhd.f* to the <lib name> library.

```
onerror {resume}  
  
set libname mylib  
set libpath C:/demo/my_sim_lib  
  
vlib $libname  
vmap $libname $libpath  
  
vlog -work -sv $libname -f flist_v.f  
vcom -work $libname -f flist_vhd.f
```

References

- [Lattice Radiant Software](#) web page
- [Lattice Diamond Software](#) web page
- [Lattice Propel Design Environment](#) web page

Technical Support Assistance

Submit a technical support case through www.latticesemi.com/techsupport.

Revision History

Revision 1.1, February 2025

Section	Change Summary
All	Replaced <i>ModelSim</i> with <i>QuestaSim</i> .
Introduction	Updated the following sections: • Purpose and Overview section. • Audience section.
Overview of the Simulation Flow	• Renamed this section title from <i>Important Things to Know</i> to <i>Overview of the Simulation Flow</i> and updated the content in this section. • Updated the section numbering and content for the following sections: • General Simulation Flow section. • Project vs Directory-Based Simulations section. • Precompiled Device Libraries section. • Encrypted Files section.
Recommended Simulation Flows	• Renamed this section title from <i>Recommended Usage Flows</i> to <i>Recommended Simulation Flows</i>. • Renamed the title for the following sections as well as the title of its sub-sections: • Simulating a Project with QuestaSim User Interface section. • Simulating a Project with the Radiant or Diamond Software Simulation Wizard section. • Simulating a Project with Simulation Wizard and Custom Script section. • Simulating a Project with Simulation Script section. • Simulating a Project with the Propel Software section. • Replaced the following figures: • Figure 3.2. Create a Project Window in the QuestaSim User Interface. • Figure 3.3. Add Item to Project Window from the QuestaSim User Interface. • Figure 3.5. Second Page of Simulation Wizard. • Figure 3.6. Third Page of Simulation Wizard. • Figure 3.7. Fourth Page of Simulation Wizard. • Figure 3.8. Final Page of Simulation Wizard.
QuestaSim Usage Tips	Updated the following figures: • Figure 4.3. Simulation Configuration Setup Initial Page. • Figure 4.4. Simulation Configuration Added to Project. • Figure 4.5. Location of the Save Layout As Option. • Figure 4.6. Save Layout as Naming Option. • Figure 4.8. QuestaSim Simulator Layout Configuration Window. • Figure 4.9. Save Waveform Display Format Window. • Figure 4.11. Library Creation Window. • Figure 4.15. SDF Tab View of the Start Simulation Window. • Figure 4.16. Add SDF Entry Window.
TCL Commands and Options	• Updated the title for this section <i>Important TCL Commands and Options</i> to <i>TCL Commands and Options</i>. • Updated the title for the following subsections: • Frequently Used TCL Commands and Options section. • Other Useful TCL Commands and Options section.
Example Scripts	Updated the introductory paragraph.
References	Updated the references to link to the software web pages.

Revision 1.0, October 2022

Section	Change Summary
All	Initial release.



www.latticesemi.com