

Mach-NX PFR and SFB Architecture User Guide

Technical Note



Disclaimers

Lattice makes no warranty, representation, or guarantee regarding the accuracy of information contained in this document or the suitability of its products for any particular purpose. All information herein is provided AS IS, with all faults and associated risk the responsibility entirely of the Buyer. Buyer shall not rely on any data and performance specifications or parameters provided herein. Products sold by Lattice have been subject to limited testing and it is the Buyer's responsibility to independently determine the suitability of any products and to test and verify the same. No Lattice products should be used in conjunction with mission- or safety-critical or any other application in which the failure of Lattice's product could create a situation where personal injury, death, severe property or environmental damage may occur. The information provided in this document is proprietary to Lattice Semiconductor, and Lattice reserves the right to make any changes to the information in this document or to any products at any time without notice.



Contents

Acronyms in This Document	4
1. Introduction	5
1.1. PFR	5
1.2. RoT	5
1.3. Lattice RoT Mechanism	6
2. Functional Description	7
2.1. Overview	7
2.2. Modules Description	7
2.2.1. CPU Subsystem	7
2.2.2. System Memory	7
2.3. External Interface	8
2.3.2. Secure Enclave	8
2.3.3. Flash Memory	9
2.3.4. PLD to SoC Function Block Interface	9
2.3.5. PLD Fabric	9
2.4. Signal Description	9
3. Hardware Considerations	11
3.1. SPI Monitoring	11
3.1.1. External Switching	11
4. Boot Sequence	14
Technical Support Assistance	15
Appendix A. Schematic Diagrams	16
Revision History	20
Figures	
Figure 2.1. Mach-NX SoC Function Block Block Diagram	
Figure 3.1. Dual Flash Configuration	
Figure 3.2. Single Flash Configuration	
Figure 3.3. Multi-Master Configuration	
Figure 3.4. Alternate Multi-Master Configuration	
Figure A.1. BMC Dual Flash Schematic	
Figure A.2. PCH Dual Flash Schematic	
Figure A.3. BMC Single Flash Schematic	
Figure A.4. PCH Single Flash Schematic	19
Tables	
Table 2.1. PFR SoC Function Block External Interface	9



Acronyms in This Document

A list of acronyms used in this document.

Acronym	Definition
AES	Advanced Encryption Standard
AHB	Advanced High Performance
СоТ	Chain of Trust
ECC	Elliptic Curve Cryptography
ECDH	Elliptic Curve Diffie-Hellman
ECDSA	Elliptic Curve Digital Signature Algorithm
ECIES	Elliptic Curve Illustrated Encryption Standard
eSPI	Enhanced Serial Peripheral Interface
FPGA	Field-Programmable Gate Array
GPIO	General Purpose Input/Output
I ² C	Inter-Integrated Circuit
JTAG	Joint Test Action Group
MAC	Message Authentication Codes
MRoT	Main Root of Trust
ООВ	Out-of-Band
PFR	Platform Firmware Resiliency
PIC	Programmable Interface Controllers
QSPI	Quad Serial Peripheral Interface
RISC	Reduced Instruction Set Computer
RoT	Root of Trust
RTD	Root of Trust for Detection
RTRec	Root of Trust for Recovery
RTU	Root of Trust for Update
SFB	SoC Function Block
SHA	Secure Hash Algorithm
SoC	System on Chip
SPI	Serial Peripheral Interface
TRNG	True Random Number Generator



1. Introduction

The Mach™-NX device family is the next generation of Lattice Semiconductor Low Density PLDs including enhanced security features and a Platform Firmware Resiliency SoC Function Block.

The enhanced security features include Advanced Encryption Standard (AES) AES-128/256, Secure Hash Algorithm (SHA) SHA-256/384, Elliptic Curve Digital Signature Algorithm (ECDSA), Elliptic Curve Integrated Encryption Scheme (ECIES), Hash Message Authentication Code (HMAC) HMAC-SHA256/384, Public Key Cryptography, True Random Number Generator (TRNG), and Unique Secure ID.

The Mach-NX device family is a Root of Trust hardware solution that can easily scale to protect the whole system with its enhanced bitstream security and user mode functions. With the Mach-NX device, you can implement a Platform Firmware Resiliency (PFR) solution in your system, as described in NIST Special Publication 800-193. The purpose of this document is to introduce the design methodology of the Mach-NX PFR solution using the Lattice Propel toolsets, which can largely reduce the design complexity.

1.1. PFR

NIST 800-193 Platform Firmware Resiliency (PFR) Guidelines describe the principles of supporting platform resiliency. As stated in NIST 800-193, the security guidelines are based on the following three principles:

- Protection Mechanisms for ensuring that Platform Firmware code and critical data remain in a state of integrity and are protected from corruption, such as the process for ensuring the authenticity and integrity of firmware updates.
- Detection Mechanisms for detecting when Platform Firmware code and critical data have been corrupted, or otherwise changed from an authorized state.
- Recovery Mechanisms for restoring Platform Firmware code and critical data to a state of integrity in the event
 that any such firmware code or critical data are detected to have been corrupted, or when forced to recover
 through an authorized mechanism. Recovery is limited to the ability to recover firmware code and critical data.

1.2. RoT

The security mechanisms are founded in the Root of Trust (RoT). The RoT is an element that forms the basis of providing one or more security-specific functions, such as measurement, storage, reporting, recovery, verification, and update. The RoT must be designed to always behave in the expected manner because its proper functioning is essential to providing its security-specific functions and because its misbehavior cannot be detected. The RoT is typically just the first element in a Chain of Trust (CoT) and can serve as an anchor in such a chain to deliver more complex functionality.

The foundational guidelines on the Root of Trust that support the subsequent guidelines for Protection, Detection, and Recovery. These guidelines are organized based on the logical component responsible for each of those security properties:

- The Root of Trust for Update (RTU) is responsible for authenticating firmware updates and critical data changes to support platform protection capabilities.
- The Root of Trust for Detection (RTD) is responsible for firmware and critical data corruption detection capabilities.
- The Root of Trust for Recovery (RTRec) is responsible for recovery of firmware and critical data when corruption is detected.



1.3. Lattice RoT Mechanism

The Mach-NX FPGA device can serve as the Root of Trust and provide the following services:

- Image Authentication On system power-up or reset, the Mach-NX device holds the protected devices in reset while it authenticates their boot images in SPI flash. After each signature authentication passes, the Mach-NX device releases each resets, and those devices can boot from their authenticated SPI flash image. Image authentication can also be requested at any time through the I²C Out-of-Band (OOB) communication path.
- Image Recovery If a flash image becomes corrupted for any reason, it fails to be authenticated. The Mach-NX device can restore it to a known good state by copying from an authenticated backup image.
- SPI Flash Monitoring and Protection The Mach-NX device can monitor multiple SPI/QSPI buses for unauthorized activity and block unauthorized accesses using external SPI quick switches. The monitors can be configured to watch for specific SPI flash commands and address ranges defined by the system designer and designate them as authorized (whitelisted) or unauthorized (blacklisted).
- Event Logging The Mach-NX device logs security events, such as unauthorized flash accesses and notifies the BMC.
- I²C Monitoring The Mach-NX device can monitor an I²C bus for unauthorized activity and block unauthorized transactions by disabling the I²C bus. The monitor can be configured with multiple whitelist or blacklist filters to watch for specific byte or bit patterns defined by the system designer and designate them as authorized or unauthorized I²C transactions.



2. Functional Description

2.1. Overview

Figure 2.1 shows the architecture of the Mach-NX device. The system design consists of a RISC-V processor connected to a set of peripherals through the AMBA bus. The software running on the processor controls the general and PFR solution peripherals and handles all the events at runtime to perform the system functionalities.




Figure 2.1. Mach-NX SoC Function Block Block Diagram

2.2. Modules Description

2.2.1. CPU Subsystem

The RISC-V Processor is based on the open source Vex RISC-V core, with integrated JTAG debugger, PIC, and Timer. The RISC-V core supports RV32I instruction set and 5-stage pipelines to fulfill the performance requirement for PFR system.

2.2.2. System Memory

The System Memory is a 128 kB dual port memory used for CPU code execution. One port connects directly to the instruction master of the RISC-V CPU and the other port is connected to the AHB Lite Interconnect. At boot up, the System Memory is loaded from the SPI Memory connected to QSPI Monitor 0 using the QSPI Master Streamer.



2.3. External Interface

2.3.1.1. QSPI Master Streamer

The QSPI Master Streamer is a programmable SPI master that supports SPI and QSPI slaves. QSPI Streamer incorporates a SPI FIFO Master that provides significant performance improvement by supporting data read and write transactions of programmable length, allowing an entire SPI flash device to be read in one SPI transaction. For processor access, it contains FIFOs for Tx and Rx data, which enable it to support full page SPI transactions (256 bytes). For image authentication, the external Rx FIFO interface is connected directly to the Security Subsystem, bypassing the AHB Lite interconnect to allowing faster image authentication and SPI read transactions up to 2 MB.

2.3.1.2. QSPI Monitor

The QSPI Monitor is a programmable security module that monitors up to three SPI or QSPI bus for unauthorized activity and block transactions by controlling the chip select signal and external quick switch devices. In addition to monitoring, it can connect external SPI/QSPI buses to the QSPI Master Streamer through a programmable mux/demux block. The QSPI Monitor watches the external buses for allowed flash commands and flash addresses. It provides fine grain control over the set of allowed commands, and supports up to five configurable address spaces. These address spaces can be defined as either whitelisted (allowing read, erase, or program commands) or blacklisted (blocking read, erase, and program commands). All non-defined addresses are read only.

2.3.1.3. I²C Monitor

The I^2C Monitor is a programmable security module that monitors traffic on an I^2C bus to identify unauthorized activity, based on set of up to 20 programmable filters. When the I^2C Monitor detects an unauthorized activity, the I^2C bus is disabled and firmware is notified so that an event can be logged.

2.3.1.4. I²C/SMBus Slaves

There are two I²C/SMBUS slaves to provide Out-of-Band communication interfaces to the BMC and PCH.

2.3.1.5. eSPI Slave

The eSPI slave provides an additional interface to the PCH.

2.3.1.6. GPIO

There are 16 Memory Mapped General Purpose I/O available and are controlled by the PFR CPU.

2.3.1.7. Virtual IO

There are 24 virtual I/O available and are controlled from the PLD Fabric.

2.3.2. Secure Enclave

The Secure Enclave provides a set of security services for the Mach-NX device. The Secure Enclave has two interfaces for sending and receiving data: a register interface and a FIFO-based High Speed Data Port (HSP). The Secure Enclave provides the following major functions:

- Secure Hash Algorithm (SHA) 256/384 bits
- Elliptic Curve Digital Signature Algorithm (ECDSA) Generation and verification
- Message Authentication Codes (MACs) Hash-based MAC (HMAC)
- Elliptic Curve Diffie-Hellman (ECDH) Scheme
- Elliptic Curve Cryptography (ECC) Key Pair Generation Public key/Private key
- Elliptic Curve Illustrated Encryption Standard (ECIES) Encryption/Decryption
- True Random Number Generator (TRNG)
- Advanced Encryption Standard (AES) 128/256 bits
- Authentication controller for configuration engine
- AHB-Lite interface to user logic
- High Speed Port (HSP) for FIFO-based streaming data transfer
- Unique Secure ID



2.3.3. Flash Memory

The Mach-NX SoC Function Block provides a CFG/UFM block that can be used for a variety of applications including storing the PLD configuration image, initializing EBRs to store PROM data or, as a general purpose user Flash memory.

2.3.4. PLD to SoC Function Block Interface

2.3.4.1. AHB Lite Master

The AHB Lite Master provides an interface for the RISC-V processor to master customer logic in the PLD fabric.

2.3.4.2. Programmable Interrupt Control Interface

The Programmable Interrupt Control Interface provides the PLD fabric with eight interrupts to the RISC-V processor.

2.3.4.3. Virtual I/O Interface

The Virtual I/O Interface provides the PLD access to the PFR SoC Function Block's GPIO.

2.3.5. PLD Fabric

The PLD Fabric contains programmable logic available for design customization.

2.4. Signal Description

Table 2.1. PFR SoC Function Block External Interface

Signal	Direction	Description
QSPI Monitor		
QSPI_MONx_CLK	Bidir	SPI/QSPI clock
QSPI_MONx_CSN_INTSW_MOSI	Output	External Switch: Chip select (High Impedance during monitoring) Internal Switch: MOSI
QSPI_MONx_DIS_A	Output	Quick Switch Disable Flash A (0=enabled, 1=disabled)
QSPI_MONx_DIS_B	Output	Quick Switch Disable Flash B (0=enabled, 1=disabled)
QSPI_MONx_DQ0	Bidir	SPI: MOSI QSPI: serial data input and output
QSPI_MONx_DQ1	Bidir	SPI: MISO QSPI: serial data input and output
QSPI_MONx_DQ2_INTSW_FLASHB_MISO	Bidir	External Switch: SPI: unused QSPI: serial data input and output (High Impedance during monitoring) Internal Switch: MISO for Flash B
QSPI_MONx_DQ3_INTSW_FLASHA_MISO	Bidir	External Switch: SPI: unused QSPI: serial data input and output (High Impedance during monitoring) Internal Switch: MISO for Flash A
QSPI_MONx_PRE_CSN	Input	QSPI/SPI Chip select before quick switch
QSPI_MONx_RST_O	Output	Reset



Signal	Direction	Description
QSPI_MONx_SWI_EN_INTSW_CLK	Output	External Switch: Quick Switch Output Enable (0=disabled, 1=enabled). This signal is enabled when the QSPI Monitor is protecting the SPI Flash and when the QSPI Monitor is switched to the internal master. Internal Switch: SPI Clock Out
QSPI_MONx_SWI_ISO	Output	Quick Switch Isolation (0=disabled, 1=enabled), this optional signal is used when a flash has switching logic to select between multiple SPI Masters (such as BMC and PCH). This signal is enabled when the QSPI Monitor is switched to the internal master.
I ² C Monitor		
I2C_MONx_SCL	Bidir	Clock (Input during monitor, drives low when exception)
I2C_MONx_SDA	Bidir	Data (Input during monitor, drives low when exception)
I ² C/SMBus Slave		
SMBUS0_INT	Output	Interrupt
SMBUS0_SCL	Input	Clock
SMBUSO_SDA	Bidir	Data
eSPI		
ESPI_ALERT	Output	Alert
ESPI_CLK	Input	Clock
ESPI_CS	Input	Chip select
ESPI_DATA0	Bidir	Data
ESPI_DATA1	Bidir	Data
ESPI_RSTN	Input	Reset
Memory Mapped GPIO		
GPIO_MMxx	Bidir	16 General Purpose I/O
Virtual GPIO		
GPIO_xx	Bidir	24 General Purpose I/O



3. Hardware Considerations

3.1. SPI Monitoring

3.1.1. External Switching

The external hardware is required for the Mach-NX device to protect and access the firmware images in the QSPI Flash. A basic implementation is shown in Figure 3.1.

A switch is required for each QSPI signal to provide isolation from the CPU when the QSPI Monitor is blocking access for protection or accessing the firmware for authentication or recovery. The switches are controlled by the QSPI Monitor using the QSPI_MONx_SWI_EN. QSPI_MONx_PRE_CSN is required to monitor the CSn coming from the CPU before the switch. All other signals should monitor their corresponding signal after the switches.

For a dual flash configuration, the flash selection logic is controlled using OR gates and controlled by QSPI_MONx_DIS_A and QSPI_MONx_DIS_B. QSPI_MON0_DIS_A should be pulled down to ground with a 1 k Ω resistor, this allows the PFR firmware to be loaded from the BMC's primary flash. QSPI_MON1/2_DIS_A and QSPI_MONx_DIS_B should be pulled to VCC. For Single Flash configuration, the OR gates can be removed and QSPI_MONx_DIS_A/B are not used.




Figure 3.1. Dual Flash Configuration






Figure 3.2. Single Flash Configuration

When the QSPI Flash is being mastered by multiple CPUs, a multiplexer is required to select the proper master as shown in Figure 3.3. If the multiplexer can tristate the output, the switch for the QSPI data signals can be removed by connecting QSPI_MONx_SWI_ISO to the OEn of the multiplexer as shown in Figure 3.4.

Figure A.1 to Figure A.4 show the sample schematics of the single and dual flash configurations for the BMC and PCH.




Figure 3.3. Multi-Master Configuration






Figure 3.4. Alternate Multi-Master Configuration



4. Boot Sequence

The Mach-NX device configures the FPGA from the CFG memory, and the SoC is configured from the primary SPI Flash connected to the QSPI Monitor0.

The following components are required for the SoC Function Block to boot properly:

- FPGA configuration The FPGA image with the SoC Function Block Interface IP stored in CFG0 and/or CFG1 of the Mach NX. This image is created by Diamond. The FPGA image can be signed and/or encrypted using a customer ECC256 Private/Public Key pair and AES key.
- Flash Address Map The Flash Address Map created by the Propel Flash Address tool stored in the Flash Address Map UFM. The Flash Address Map is created using the Flash Address Tool in Propel. The Flash Address Map needs to be configured with the primary and secondary location of the SoC Function Block Configuration Bitstream and the primary and secondary location of the PFR Firmware image.
- SoC Function Block Configuration Bitstream The SoC Function Block Configuration Bistream is a signed and
 encrypted configuration image used to configure the SFB. It is provided by Propel after a system is build the SoC
 Function Block. The SoC Function Configuration Bitstream should be programmed into the primary flash monitored
 by SPI MonitorO. The location of the primary and backup SoC Function Block Configuration Bitstream should be
 programmed into the Flash Address Map. The SoC Function Block is securely signed and encrypted
 (ECC256/AES256) with Lattice Keys.
- PFR Firmware Image The PFR Firmware Image is the binary that runs on the RISC-V processor in the SoC Function Block. This image is provided after building the PFR software in the Propel SDK. The location of the primary and backup PFR Firmware Image should be programmed into the Flash Address Map. The PFR Firmware image can be signed and/or encrypted using the same customer ECC256 Private/Public Key pair and AES key as the FPGA configuration image.

Note: When the customer public key is programmed into the Mach-NX device, both the FPGA configuration and PFR Firmware images must be signed.

The following are the boot sequence at power up/n configuration:

- 1. FPGA configures based on programmed boot sequence. If public key programmed, ECC256 ECDSA authentication takes place. If AES key programmed, decryption takes place.
- After the FPGA configures properly with the SoC Function Block Interface included in FPGA image, the Mach-NX reads the Flash Address Map UFM and retrieves primary/secondary address of SoC Function Block Configuration Bitstream, performs AES256 decryption and ECC256 ECDSA authentication using Lattice's keys. If authentication/decryption is successful the SoC Function Block Configuration Bitstream is loaded into the SoC Function Block.
- 3. After the SoC Function Block configures properly, Mach-NX reads Flash Address Map UFM and retrieves the primary/secondary address of PFR Firmware.
 - a. If a public key is programmed into the Mach-NX, ECC256 ECDSA authentication takes place. If authentication is successful, the SoC Function Block loads the PFR Firmware into the system memory of the SoC Function Block.
 - b. If an AES key is programmed into the Mach-NX, AES256 decryption takes place.
 - c. If no public key is programmed into the Mach-NA, the SoC Function Block loads the PFR Firmware into the system memory of the SoC Function Block.
- 4. RISC-V processor is released from reset and starts executing the PFR Firmware.



Technical Support Assistance

Submit a technical support case through www.latticesemi.com/techsupport.



Appendix A. Schematic Diagrams




Figure A.1. BMC Dual Flash Schematic

© 2020-2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.






Figure A.2. PCH Dual Flash Schematic

© 2020-2022 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.






Figure A.3. BMC Single Flash Schematic






Figure A.4. PCH Single Flash Schematic



Revision History

Revision 1.0, February 2022

Section	Change Summary	
All	•	Changed document status to Production release.
	•	Changed document title to Mach-NX PFR and SFB Architecture User Guide.

Revision 0.83, September 2021

Section	Change Summary
Functional Description	Updated Figure 2.1.
	Changed PFR CPU Subsystem header name to CPU Subsystem.
	Updated Table 2.1 to add new rows for QSPI_MONx_CSN, QSPI_MONx_DQ2, and QSPI_MONx_DQ3.
Hardware Considerations	Changed External Hardware Switching header name to External Switching.
Boot Sequence	Added this section.

Revision 0.82, March 2021

Section	Change Summary
All	Changed document title to Mach-NX PFR and SFB Architecture Usage Guide.
	Updated document to change all SoC reference to SoC Function Block.
Acronyms in This Document	Updated content.

Revision 0.81, December 2020

Section	Change Summary
All	Updated document to add Mach-NX support.

Revision 0.80, September 2020

Section	Change Summary
All	Preliminary release.



www.latticesemi.com