

# Lattice Sentry PLD Interface IP Core - Lattice Propel Builder

# **User Guide**



#### **Disclaimers**

Lattice makes no warranty, representation, or guarantee regarding the accuracy of information contained in this document or the suitability of its products for any particular purpose. All information herein is provided AS IS and with all faults, and all risk associated with such information is entirely with Buyer. Buyer shall not rely on any data and performance specifications or parameters provided herein. Products sold by Lattice have been subject to limited testing and it is the Buyer's responsibility to independently determine the suitability of any products and to test and verify the same. No Lattice products should be used in conjunction with mission- or safety-critical or any other application in which the failure of Lattice's product could create a situation where personal injury, death, severe property or environmental damage may occur. The information provided in this document is proprietary to Lattice Semiconductor, and Lattice reserves the right to make any changes to the information in this document or to any products at any time without notice.



## **Contents**

Acronyms in This Document	4
1. Introduction	5
1.1. Features	5
1.2. Conventions	6
1.2.1. Nomenclature	6
1.2.2. Signal Names	6
1.2.3. Host	6
1.2.4. Attribute Names	6
2. Functional Description	7
2.1. Block Diagram	7
2.2. Pin Diagram	8
2.3. Signal Description	9
2.4. Attribute Summary	10
2.5. Register Description	10
2.6. Message Definitions	11
2.7. Hardware Interface to Customer PLD Logic	11
2.8. Communication Sequence	12
References	13
Technical Support Assistance	14
Revision History	15
Figures	
Figure 2.1. Customer PLD Interface IP Module	
Figure 2.2. Customer PLD Interface Pin Diagram	
Figure 2.3. Customer PLD Interface Waveform	
Figure 2.4. Example Message Sequence	12
Tables	
Table 1.1. FPGA Software for IP Configuration, Generation, and Implementation of the configuration of the configur	
Table 2.1. Customer PLD Interface IP Core Signal Description	
Table 2.2. Attributes Table	
Table 2.3. Attribute Description	
Table 2.4. Summary of Customer PLD Interface IP Core Registers	10



# **Acronyms in This Document**

A list of acronyms used in this document.

Acronym	Definition	
APB	Advanced Peripheral Bus	
AHB-lite	Advanced High-performance Bus - lite	
CPU	Central Processing Unit	
FPGA	Field-Programmable Gate Array	
PLD	Programmable Logic Device	
RTL	Register Transfer Language	



## 1. Introduction

The Lattice Semiconductor Customer Programmable Logic Device (PLD) Interface IP implements a register interface, which is used by firmware to send and receive messages to and from the customer's control PLD logic to request system control actions and check status. This user guide defines the hardware and register interface for the firmware and the hardware interface to the customer's logic.

The design is implemented in Verilog HDL. The IP can be configured and generated based on Table 1.1.

Table 1.1. FPGA Software for IP Configuration, Generation, and Implementation

Supported FPGA Family	IP Configuration and Generation	IP Implementation (Synthesis, Map, Place and Route)	
MachXO2™	Lattice Propel™ Builder software	Lattice Diamond® software	
MachXO3™	Lattice Propel Builder software	Lattice Diamond software	
MachXO3D™	Lattice Propel Builder software	Lattice Diamond software	
Mach™-NX	Lattice Propel Builder software	Lattice Diamond software	
CrossLink™-NX	Lattice Propel Builder software	Lattice Radiant™ software	
Certus™-NX	Lattice Propel Builder software	Lattice Radiant software	

#### 1.1. Features

The key features of the Lattice Sentry Customer PLD IP are:

- Implements a bidirectional mailbox mechanism for sending small (8-bit) messages to the customer PLD logic and receiving messages from the customer PLD logic
- Supports either AMBA 3 APB Protocol v1.0 or AHB-lite Protocol for CPU access



## 1.2. Conventions

#### 1.2.1. Nomenclature

The nomenclature used in this document is based on Verilog HDL.

## 1.2.2. Signal Names

Signal names that end with:

- \_n are active low (asserted when value is logic 0)
- \_*i* are input signals
- \_o are output signals
- \_io are bi-directional input/output signals

#### 1.2.3. Host

The logic unit inside the FPGA interacts with the Customer PLD Interface IP through APB or AHB-lite.

#### 1.2.4. Attribute Names

Attribute names in this document are formatted in title case and italicized (Attribute Name).



## 2. Functional Description

The Lattice Semiconductor Customer PLD Interface IP implements a simple mailbox-style message passing mechanism for two-way communication between firmware and the customer PLD Logic. When one side wants to communicate with the other side, the sender writes a message into the corresponding mailbox and sets a flag to indicate that the message is valid. The receiver acknowledges that it has received the message by clearing the valid flag. If the message is a request for action, the receiver performs the action and then sends a return message with the status of the action (success, error, and others) through the mailbox.

## 2.1. Block Diagram

The Lattice Semiconductor Customer PLD Interface IP block diagram for a typical application is shown in Figure 2.1.




Figure 2.1. Customer PLD Interface IP Module



## 2.2. Pin Diagram

The interface or pin diagram of the Customer PLD Interface IP is shown in Figure 2.2. The descriptions for the inputs and outputs are shown in Table 2.1.




Figure 2.2. Customer PLD Interface Pin Diagram



## 2.3. Signal Description

**Table 2.1. Customer PLD Interface IP Core Signal Description** 

System   Teset_n_i	rt
Active Low    Clk_i	tem
clk_i       1       Input       Master clock input         int_o       1       Output       Interrupt request         APB (CPU Interface == APB)       apb_psel_i       1       Input       Select signal Indicates that the slave device is selected and a data transfer is required.         apb_paddr_i       32       Input       Write data signal.         apb_pwdata_i       32       Input       Direction signal Write = 1, Read = 0         apb_pwrite_i       1       Input       Enable signal Indicates the second and subsequent cycles of an APB transfer.         apb_penable_i       1       Output       Ready signal Indicates transfer completion. Slave uses this signal to extend an APB transfer.         apb_pready_o       1       Output       Ready signal Indicates transfer completion. Slave uses this signal to extend an APB transfer.         apb_prdata_o       32       Output       Read data signal         AHB-lite (CPU Interface == AHBL)       Select signal Indicates the device is selected and transder is required.         ahbl_hsel_i       1       Input       Ready input signal Indicates data phase of previous transfer is completed.         ahbl_haddr_i       32       Input       Address signal. This signal is unused.         ahbl_hsize_i       3       Input       Transfer Size signal Indicates the size of the transfer that is a byt	et_n_i
int_o 1 Output Interrupt request  APB (CPU Interface == APB)  apb_psel_i 1 Input Select signal Indicates that the slave device is selected and a data transfer is required.  apb_pwdat_i 32 Input Address signal.  apb_pwrite_i 1 Input Direction signal Write = 1, Read = 0  apb_penable_i 1 Input Enable signal Indicates the second and subsequent cycles of an APB transfer.  apb_pready_o 1 Output Ready signal Indicates the second and subsequent cycles of an APB transfer.  apb_prdata_o 32 Output Read data signal  AHB-lite (CPU Interface == AHBL)  ahbl_hsel_i 1 Input Select signal Indicates the device is selected and transder is required.  ahbl_hready_i 1 Input Ready input signal Indicates the device is selected and transder is required.  ahbl_haddr_i 32 Input Address signal.  ahbl_hsize_i 3 Input Burst Type signal Indicates the size of the transfer that is a byte, halfword or word.  ahbl_hprot_i 4 Input Protection Control signal This signal is unused.  ahbl_hprot_i 4 Input Protection Control signal This signal is unused.	
APB (CPU Interface == APB)  apb_psel_i	_i
apb_psel_i 1 Input Select signal Indicates that the slave device is selected and a data transfer is required.  apb_paddr_i 32 Input Address signal.  apb_pwdata_i 32 Input Write data signal.  apb_pwrite_i 1 Input Direction signal Write = 1, Read = 0  apb_penable_i 1 Input Enable signal Indicates the second and subsequent cycles of an APB transfer.  apb_pready_o 1 Output Ready signal Indicates transfer completion. Slave uses this signal to extend an APB transfer.  apb_prdata_o 32 Output Read data signal  AHB-lite (CPU Interface = AHBL)  ahbl_hsel_i 1 Input Select signal Indicates the device is selected and transder is required.  ahbl_hready_i 1 Input Ready input signal Indicates data phase of previous transfer is completed.  ahbl_haddr_i 32 Input Address signal.  ahbl_burst_i 3 Input Burst Type signal This signal is unused.  ahbl_hsize_i 3 Input Transfer Size signal Indicates the size of the transfer that is a byte, halfword or word.  ahbl_hprot_i 4 Input Protection Control signal This signal is unused.	_0
Indicates that the slave device is selected and a data transfer is required.  apb_paddr_i 32 Input Address signal.  apb_pwdata_i 32 Input Write data signal.  apb_pwrite_i 1 Input Direction signal Write = 1, Read = 0  apb_penable_i 1 Input Indicates the second and subsequent cycles of an APB transfer.  apb_pready_o 1 Output Ready signal Indicates transfer completion. Slave uses this signal to extend an APB transfer.  apb_prdata_o 32 Output Read data signal  AHB-lite (CPU Interface == AHBL)  ahbl_hsel_i 1 Input Select signal Indicates the device is selected and transder is required.  ahbl_hready_i 1 Input Ready input signal Indicates data phase of previous transfer is completed.  ahbl_haddr_i 32 Input Address signal.  ahbl_burst_i 3 Input Burst Type signal This signal is unused.  ahbl_hsize_i 3 Input Transfer Size signal Indicates the is a byte, halfword or word.  ahbl_hprot_i 4 Input Protection Control signal This signal is unused.	B (CPU Interface ==
apb_paddr_i       32       Input       Address signal.         apb_pwdata_i       32       Input       Write data signal.         apb_pwrite_i       1       Input       Direction signal Write = 1, Read = 0         apb_penable_i       1       Input       Enable signal Indicates the second and subsequent cycles of an APB transfer.         apb_pready_o       1       Output       Ready signal Indicates transfer completion. Slave uses this signal to extend an APB transfer.         apb_prdata_o       32       Output       Read data signal         AHB-lite (CPU Interface == AHBL)         ahbl_hsel_i       1       Input       Select signal Indicates the device is selected and transder is required.         ahbl_hready_i       1       Input       Ready input signal Indicates data phase of previous transfer is completed.         ahbl_haddr_i       32       Input       Address signal.         ahbl_burst_i       3       Input       Burst Type signal This signal is unused.         ahbl_hsize_i       3       Input       Transfer Size signal Indicates the size of the transfer that is a byte, halfword or word.         ahbl_hprot_i       4       Input       Protection Control signal This signal is unused.	o_psel_i
apb_pwrite_i 32 Input Write data signal.  apb_pwrite_i 1 Input Direction signal Write = 1, Read = 0  apb_penable_i 1 Input Enable signal Indicates the second and subsequent cycles of an APB transfer.  apb_pready_o 1 Output Ready signal Indicates transfer completion. Slave uses this signal to extend an APB transfer.  apb_prdata_o 32 Output Read data signal  AHB-lite (CPU Interface == AHBL)  ahbl_hsel_i 1 Input Select signal Indicates the device is selected and transder is required.  ahbl_hready_i 1 Input Ready input signal Indicates data phase of previous transfer is completed.  ahbl_haddr_i 32 Input Address signal.  ahbl_burst_i 3 Input Burst Type signal This signal is unused.  ahbl_hsize_i 3 Input Transfer Size signal Indicates the size of the transfer that is a byte, halfword or word.  ahbl_hprot_i 4 Input Protection Control signal This signal is unused.	
apb_pwrite_i 1 Input Write = 1, Read = 0  apb_penable_i 1 Input Enable signal Indicates the second and subsequent cycles of an APB transfer.  apb_pready_o 1 Output Ready signal Indicates transfer completion. Slave uses this signal to extend an APB transfer.  apb_prdata_o 32 Output Read data signal  AHB-lite (CPU Interface == AHBL)  ahbl_hsel_i 1 Input Select signal Indicates the device is selected and transder is required.  ahbl_hready_i 1 Input Ready input signal Indicates data phase of previous transfer is completed.  ahbl_haddr_i 32 Input Address signal.  ahbl_burst_i 3 Input Burst Type signal This signal is unused.  ahbl_hsize_i 3 Input Transfer Size signal Indicates the size of the transfer that is a byte, halfword or word.  ahbl_hprot_i 4 Input Protection Control signal This signal is unused.	o_paddr_i
write = 1, Read = 0  apb_penable_i	o_pwdata_i
apb_penable_i 1 Input Enable signal Indicates the second and subsequent cycles of an APB transfer.  apb_pready_o 1 Output Ready signal Indicates transfer completion. Slave uses this signal to extend an APB transfer.  apb_prdata_o 32 Output Read data signal  AHB-lite (CPU Interface == AHBL)  ahbl_hsel_i 1 Input Select signal Indicates the device is selected and transder is required.  ahbl_hready_i 1 Input Ready input signal Indicates data phase of previous transfer is completed.  ahbl_haddr_i 32 Input Address signal.  ahbl_burst_i 3 Input Burst Type signal This signal is unused.  ahbl_hsize_i 3 Input Transfer Size signal Indicates the size of the transfer that is a byte, halfword or word.  ahbl_hprot_i 4 Input Protection Control signal This signal is unused.	o_pwrite_i
Indicates the second and subsequent cycles of an APB transfer.  apb_pready_o	
apb_pready_o 1 Output Ready signal Indicates transfer completion. Slave uses this signal to extend an APB transfer.  apb_prdata_o 32 Output Read data signal  AHB-lite (CPU Interface == AHBL)  ahbl_hsel_i 1 Input Select signal Indicates the device is selected and transder is required.  ahbl_hready_i 1 Input Ready input signal Indicates data phase of previous transfer is completed.  ahbl_haddr_i 32 Input Address signal.  ahbl_burst_i 3 Input Burst Type signal This signal is unused.  ahbl_hsize_i 3 Input Transfer Size signal Indicates the size of the transfer that is a byte, halfword or word.  ahbl_hprot_i 4 Input Protection Control signal This signal is unused.	o_penable_i
Indicates transfer completion. Slave uses this signal to extend an APB transfer.  apb_prdata_o 32 Output Read data signal  AHB-lite (CPU Interface == AHBL)  ahbl_hsel_i 1 Input Select signal Indicates the device is selected and transder is required.  ahbl_hready_i 1 Input Ready input signal Indicates data phase of previous transfer is completed.  ahbl_haddr_i 32 Input Address signal.  ahbl_burst_i 3 Input Burst Type signal This signal is unused.  ahbl_hsize_i 3 Input Transfer Size signal Indicates the transfer that is a byte, halfword or word.  ahbl_hprot_i 4 Input Protection Control signal This signal is unused.	
transfer.  apb_prdata_o 32 Output Read data signal  AHB-lite (CPU Interface == AHBL)  ahbl_hsel_i 1 Input Select signal Indicates the device is selected and transder is required.  ahbl_hready_i 1 Input Ready input signal Indicates data phase of previous transfer is completed.  ahbl_haddr_i 32 Input Address signal.  ahbl_burst_i 3 Input Burst Type signal This signal is unused.  ahbl_hsize_i 3 Input Transfer Size signal Indicates the size of the transfer that is a byte, halfword or word.  ahbl_hprot_i 4 Input Protection Control signal This signal is unused.	o_pready_o
apb_prdata_o 32 Output Read data signal  AHB-lite (CPU Interface == AHBL)  ahbl_hsel_i 1 Input Select signal Indicates the device is selected and transder is required.  ahbl_hready_i 1 Input Ready input signal Indicates data phase of previous transfer is completed.  ahbl_haddr_i 32 Input Address signal.  ahbl_burst_i 3 Input Burst Type signal This signal is unused.  ahbl_hsize_i 3 Input Transfer Size signal Indicates the size of the transfer that is a byte, halfword or word.  ahbl_hprot_i 4 Input Protection Control signal This signal is unused.	
AHB-lite (CPU Interface == AHBL)  ahbl_hsel_i	
ahbl_hsel_i	o_prdata_o
Indicates the device is selected and transder is required.  ahbl_hready_i	B-lite (CPU Interfac
ahbl_hready_i 1 Input Ready input signal Indicates data phase of previous transfer is completed.  ahbl_haddr_i 32 Input Address signal.  ahbl_burst_i 3 Input Burst Type signal This signal is unused.  ahbl_hsize_i 3 Input Transfer Size signal Indicates the size of the transfer that is a byte, halfword or word.  ahbl_hprot_i 4 Input Protection Control signal This signal is unused.	ol_hsel_i
Indicates data phase of previous transfer is completed.  ahbl_haddr_i 32 Input Address signal.  ahbl_burst_i 3 Input Burst Type signal This signal is unused.  ahbl_hsize_i 3 Input Transfer Size signal Indicates the size of the transfer that is a byte, halfword or word.  ahbl_hprot_i 4 Input Protection Control signal This signal is unused.	
ahbl_haddr_i 32 Input Address signal. ahbl_burst_i 3 Input Burst Type signal This signal is unused. ahbl_hsize_i 3 Input Transfer Size signal Indicates the size of the transfer that is a byte, halfword or word. ahbl_hprot_i 4 Input Protection Control signal This signal is unused.	ol_hready_i
ahbl_burst_i 3 Input Burst Type signal This signal is unused.  ahbl_hsize_i 3 Input Transfer Size signal Indicates the size of the transfer that is a byte, halfword or word.  ahbl_hprot_i 4 Input Protection Control signal This signal is unused.	
This signal is unused.  ahbl_hsize_i	
ahbl_hsize_i 3 Input Transfer Size signal Indicates the size of the transfer that is a byte, halfword or word.  ahbl_hprot_i 4 Input Protection Control signal This signal is unused.	ol_burst_i
Indicates the size of the transfer that is a byte, halfword or word.  ahbl_hprot_i	
ahbl_hprot_i 4 Input Protection Control signal This signal is unused.	ol_hsize_i
This signal is unused.	
	ol_hprot_i
ahbl_htrans_i 2 Input Transfer Type signal Indicates the transfer type of the current transfer.	ol_ntrans_i
	al burita i
ahbl_hwrite_i	J_IIWIIIe_i
ahbl_hwdata_i 32 Input Write Data signal	ol_hwdata_i
ahbl_hreadyout_o 1 Output Ready Output signal	ol hreadyout o
Indicates transfer completion.	_ , _
Reset value is 1'b1.	
ahbl_hrdata_o 32 Output AHB-Lite Read Data signal	ol_hrdata_o
Reset value is 0.	
ahbl_hresp_o 1 Output AHB-Lite Transfer Response signal	ol_hresp_o
This signal is tied to 1'b0.	
PLD Interface	
fw2pld_msg 8 Output Firmware to PLD message	-
fw2pld_msg_valid 1 Output Firmware to PLD message valid	
fw2pld_msg_ack 1 Input Firmware to PLD message acknowledge, which should be synchronous to clk_i clock domain	2pld_msg_ack
pld2fw_msg 8 Input PLD to firmware message	2fw_msg



Port	Width	Direction	Description
pld2fw_msg_valid	1	Input	PLD to firmware message valid, which should be synchronous to the clk_i clock domain.
Pld2fw_msg_ack	1	Output	PLD to firmware message acknowledge

## 2.4. Attribute Summary

The Customer PLD Interface IP's configurable attributes are shown in Table 2.2 and Table 2.3.

#### **Table 2.2. Attributes Table**

Attribute	Selectable Values	Default	Dependency on Other Attributes
General			
CPU Interface	"AHBL", "APB"	AHBL	_

#### **Table 2.3. Attribute Description**

Parameter Description	
General	
CPU Interface	Selects the interface for register access by the host.

## 2.5. Register Description

The register map of the Customer PLD Interface IP core is shown in the Table 2.4.

**Table 2.4. Summary of Customer PLD Interface IP Core Registers** 

Offset	Name	Access	Default Value	Description	
0x00	FW2PLD_MSG	RW	0	fw2pld_msg [7:0] – Message to send to PLD fw2pld_valid [8] – Write 1 to send message to PLD. Bit is reset to 0 when PLD acknowledges receiving the message.  Reserved[31:9]	
0x04	PLD2FW_MSG	RW	0	pld2fw_msg [7:0] – Message received from PLD pld2fw_valid [8] – Set to 1 when a new message has been received from the PLD. Bit is reset to 0 when pld2fw_recvd_int interrupt is cleared.  Reserved[31:9]	
0x10	INT_STATUS	RW	0	Interrupt Status:  fw2pld_sent_int [0] — Message Sent to PLD interrupt. Triggered when message is acknowledged by PLD.  pld2fw_recvd_int [1] — Message Received from PLD interrupt. Clearing this interrupt triggers message acknowledgement to the PLD.  Reserved[31:3]  Writing 1 to a bit clears that interrupt	
0x14	INT_ENABLE	RW	0	Interrupt Enable: fw2pld_sent_en [0] — Enable Message Sent to PLD interrupt. pld2fw_recvd_en [1] — Enable Message Received from PLD interrupt. Reserved[31:3]	
0x18	INT_SET	RW	0	Interrupt Set:  fw2pld_sent_set[0] — Set Message Sent to PLD interrupt pld2fw_recvd_set [1] — Set Message Received from PLD interrupt. Reserved[31:3] Writing 1 to a bit sets that interrupt	



## 2.6. Message Definitions

The content and meaning of the messages that are sent between firmware and the Customer PLD logic are determined by the firmware and PLD logic developer. These are not defined in this document.

## 2.7. Hardware Interface to Customer PLD Logic

The hardware interface to the Customer PLD logic consists of two sets of ports: firmware to PLD (fw2pld) and PLD to firmware (pld2fw). Each set of ports provides xxx\_msg[7:0] and xxx\_msg\_valid signals in one direction and an xxx\_msg\_ack (acknowledge) signal in the other direction. To send a message, set xxx\_msg[7:0] and assert the xxx\_msg\_valid signal until xxx\_msg\_ack is asserted after one or more clock cycles. Once xxx\_msg\_ack is asserted, xxx\_msg\_valid is de-asserted and xxx\_msg [7:0] is undefined. Only one message can be sent at a time. It is your responsibility to wait until a message has been acknowledged before sending the next message. All signals are synchronous and are sampled on the positive edge of the clock. If some or all of the Customer PLD logic is implemented in a different clock domain, it is the Customer PLD logic's responsibility to properly synchronize signals crossing the clock domain boundary in both directions.




Figure 2.3. Customer PLD Interface Waveform



## 2.8. Communication Sequence

As shown in Figure 2.4, this sequence diagram illustrates the typical message sequence between firmware and the Customer PLD logic.




Figure 2.4. Example Message Sequence



## **References**

- MachXO2 Web Page at www.latticesemi.com
- MachXO3 Web Page at www.latticesemi.com
- MachXO3D FPGA Web Page in latticesemi.com
- Mach-NX FPGA Web Page in latticesemi.com
- CrossLink-NX Web Page in latticesemi.com
- Certus-NX Web Page in latticesemi.com



# **Technical Support Assistance**

Submit a technical support case through www.latticesemi.com/techsupport.

14



# **Revision History**

## Revision 1.2, April 2021

Section	Change Summary	
Introduction	Updated Table 1.1 to add support for MachXO2 and MachXO3.	
References	Added references to MachXO2 and MachXO3.	

#### Revision 1.1, November 2020

Section	Change Summary		
All	Changed document name from Lattice Sentry PLD Interface IP Core for MachXO3D – Lattice Propel Builder to Lattice Sentry PLD Interface IP Core - Lattice Propel Builder.		
Introduction	<ul> <li>Added AHB-Lite support in Features and Host section.</li> <li>Added Table 1.1.</li> </ul>		
Functional Description	<ul><li>Updated Figure 2.1 and Figure 2.2.</li><li>Updated Table 2.1 and Table 2.2.</li></ul>		
References	Updated content to remove reference links for Lattice Propel and Lattice Diamond user guide; and to add reference links for Mach-NX, CrossLink-NX and Certus-NX web page.		

### Revision 1.0, May 2020

Section	Change Summary
All	Initial release.



www.latticesemi.com