

System Memory Module

IP Version: v2.4.0

User Guide

FPGA-IPUG-02073-2.3

June 2025



Disclaimers

Lattice makes no warranty, representation, or guarantee regarding the accuracy of information contained in this document or the suitability of its products for any particular purpose. All information herein is provided AS IS, with all faults, and all associated risk is the responsibility entirely of the Buyer. The information provided herein is for informational purposes only and may contain technical inaccuracies or omissions, and may be otherwise rendered inaccurate for many reasons, and Lattice assumes no obligation to update or otherwise correct or revise this information. Products sold by Lattice have been subject to limited testing and it is the Buyer's responsibility to independently determine the suitability of any products and to test and verify the same. LATTICE PRODUCTS AND SERVICES ARE NOT DESIGNED, MANUFACTURED, OR TESTED FOR USE IN LIFE OR SAFETY CRITICAL SYSTEMS, HAZARDOUS ENVIRONMENTS, OR ANY OTHER ENVIRONMENTS REQUIRING FAIL-SAFE PERFORMANCE, INCLUDING ANY APPLICATION IN WHICH THE FAILURE OF THE PRODUCT OR SERVICE COULD LEAD TO DEATH, PERSONAL INJURY, SEVERE PROPERTY DAMAGE OR ENVIRONMENTAL HARM (COLLECTIVELY, "HIGH-RISK USES"). FURTHER, BUYER MUST TAKE PRUDENT STEPS TO PROTECT AGAINST PRODUCT AND SERVICE FAILURES, INCLUDING PROVIDING APPROPRIATE REDUNDANCIES, FAIL-SAFE FEATURES, AND/OR SHUT-DOWN MECHANISMS. LATTICE EXPRESSLY DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY OF FITNESS OF THE PRODUCTS OR SERVICES FOR HIGH-RISK USES. The information provided in this document is proprietary to Lattice Semiconductor, and Lattice reserves the right to make any changes to the information in this document or to any products at any time without notice.

Inclusive Language

This document was created consistent with Lattice Semiconductor's inclusive language policy. In some cases, the language in underlying tools and other items may not yet have been updated. Please refer to Lattice's inclusive language FAQ 6878 for a cross reference of terms. Note in some cases such as register names and state names it has been necessary to continue to utilize older terminology for compatibility.

FPGA-IPUG-02073-2.3



Contents

Contents	
Abbreviations in This Document	6
1. Introduction	7
1.1. Overview of the IP	7
1.2. Quick Facts	7
1.3. IP Support Summary	7
1.4. Features	8
1.5. Licensing and Ordering Information	g
1.6. Hardware Support	9
1.7. Minimum Device Requirements	
1.8. Naming Conventions	
1.8.1. Nomenclature	g
1.8.2. Signal Names	g
2. Functional Description	
2.1. IP Architecture Overview	
2.2. Clocking	
2.2.1. Clocking Overview	
2.3. Reset	
2.3.1. Reset Overview	
2.3.2. Reset Timing Diagram	
2.4. User Interfaces	
2.4.1. AHB-Lite	
2.4.2. AXI4	
2.4.3. FIFO	
2.4.4. AXI4 Stream	
2.5. Memory Implementation	
2.6. System Memory Error Information	
2.7. Arbitration	
2.8. Initialization Format	
IP Parameter Description	
3.1. General	
3.2. Port SO Settings	
3.3. Port S1 Settings	
3.4. IP Parameter Settings for Example Use Cases	
4. Signal Description	
4.1. Clock Interface	
4.2. Reset Interface	
4.3. User-Interface	
5. Register Description	
6. Example Design	
6.1. Example Design Supported Configuration	
6.2. Overview of the Example Design and Features	
6.3. Example Design Components	
6.4. Test Cases	
6.5. Lattice RISCV Microcontroller	
6.6. System Memory IP	
6.7. Simulation the Example Design	
7. Designing with the IP	
7.1. Generating and instantiating the IP	
7.1.1. Generated Files and File Structure	
7.2. Design Implementation	
7.3. Timing Constraints	
7.5. Timing Constraints	



7.5. Specifying the Strategy	7.4.	Physical Constraints	37
7.6. Running Functional Simulation337.6.1. Simulation Results348. Debugging448.1. Debug Methods448.1.1. Hardware Detection Failure448.2. Debug Tools449. Design Considerations49.1. Design Considerations for External Programming49.2. Design Considerations for Memory Storage4Appendix A. Resource Utilization4References4Technical Support Assistance4	7.5.	Specifying the Strategy	37
7.6.1. Simulation Results 39 8. Debugging 44 8.1. Debug Methods 44 8.1.1. Hardware Detection Failure 44 8.2. Debug Tools 49 9. Design Considerations 49 9.1. Design Considerations for External Programming 49 9.2. Design Considerations for Memory Storage 40 Appendix A. Resource Utilization 40 References 41 Technical Support Assistance 44	7.6.		
8. Debugging	7.6.3		
8.1. Debug Methods			
8.1.1. Hardware Detection Failure	8.1.	Debug Methods	40
8.2. Debug Tools	8.1.:	1. Hardware Detection Failure	40
9. Design Considerations		Debug Tools	40
9.1. Design Considerations for External Programming	9. Desi		
9.2. Design Considerations for Memory Storage			
Appendix A. Resource Utilization	9.2.		
References	Appendix	x A. Resource Utilization	42
	Technical	ıl Support Assistance	44



Figures

Figure 2.1 System Memory Module IP Core Block Diagram	10
Figure 2.2. System Memory Module IP Clock Domain Block Diagram	11
Figure 2.3. Reset Timing Diagram	12
Figure 2.4. Dual Port AXI Interface (Write Arbitration)	17
Figure 2.5. Dual Port AXI Interface (Read Arbitration)	18
Figure 6.1. System Memory IP in Propel SOC Project	31
Figure 6.2. System Memory Example Design Block Diagram	32
Figure 6.3. Create SoC Project	33
Figure 6.4. Create SoC Project	33
Figure 6.5. Instantiating System Memory IP Module	34
Figure 6.6. Defining Instances	34
Figure 7.1. Module/IP Block Wizard	35
Figure 7.2. IP Configuration	36
Figure 7.3. Check Generated Result	36
Figure 7.4. Timing Constraint File (.pdc) for the System Memory IP	37
Figure 7.5. Simulation Wizard	38
Figure 7.6. Add and Reorder Source	
Figure 7.7. Simulation Waveform	39
Figure 8.1. Hardware Detection Failure Debugging Flow	40
Tables Table 1.1. Summary of the System Memory Module IP	7
Table 1.2. System Memory Module IP Support Readiness	
Table 2.1. User Interfaces and Supported Protocols	
Table 2.2. System Core Memory Type	
Table 2.3. System Core Memory Implementation	
Table 2.4. Features Supported per Memory Block	14
Table 2.5. ECC Implementation per Memory Block	14
Table 2.6. Allowable Combination of Features for System Memory when INTERFACE = AHBL	15
Table 2.7. System Memory Error	
Table 3.1. General Attributes	
Table 3.2. Port SO Settings	
Table 3.3. Port S1 Settings	
Table 3.4 IP Parameter Settings for Example Use Cases	
Table 4.1. Clock Ports	
Table 4.2. Reset Ports	
Table 4.3. AHBL Ports	
Table 4.4. AXI Ports	
Table 4.5. FIFO Streamer Ports	
Table 4.6. AXI4 Streamer Ports	
Table 4.7. ECC Ports Table 6.1. System Memory IP Configuration Supported by the Example Design	
Table 5.1. System Memory IP Configuration Supported by the Example Design	
TADIE 1.1. DETIETALEU FIIE LISL	27
Table A.1. Resource Utilization	



Abbreviations in This Document

A list of abbreviations used in this document.

Abbreviation	Definition	
AHB-L	Advanced High-Performance Bus – Lite	
AMBA	Advanced Microcontroller Bus Architecture	
AXI	Advanced eXtensible Interface	
EBR	Embedded Block RAM	
FIFO	First In, First Out	
FPGA	ield Programmable Grid Array	
LRAM	arge Random Access Memory	
RAM	Random Access Memory	
ROM	Read-Only Memory	



1. Introduction

This document provides technical information about System Memory Soft IP and aims to provide essential information for IP/system developers in verification, integration, testing, and validation.

1.1. Overview of the IP

The System Memory Module is designed to support external source programming, offering user-interface options such as AHBL and AXI for efficient instruction fetching of the microcontroller.

1.2. Quick Facts

Table 1.1. Summary of the System Memory Module IP

	System Memory Module II	-		
IP Requirements	Supported FPGA Family	iCE40 UltraPlus [™] , MachXO2 [™] , MachXO3 [™] , MachXO3D [™] , ECP5 [™] , ECP5-5G [™] , Crosslink [™] -NX, Certus [™] -NX, CertusPro [™] -NX, Mach [™] -NX, MachXO5 [™] -NX, Lattice Avant [™] , Certus [™] -N2.		
	IP Changes	For a list of changes to the IP, refer to the System Memory Module IP Release Notes (FPGA-RN-02065).		
	Targeted Devices	Refer to Table A.1		
Resource Utilization	Supported User Interface	AXI, AHBL		
	Lattice Implementation	IP Core v2.4.0 - Lattice Radiant™ Software 2025.1 IP Core v2.4.0 - Lattice Propel™ Builder Software 2025.1		
	, , , , , , , , , , , , , , , , , , , ,	IP Core v2.4.0 - Lattice Diamond™ Software 3.13		
Design Tool Support	Synthesis	Lattice Synthesis Engine (LSE) Synopsys® Synplify Pro for Lattice		
	Simulation	For a list of supported simulators, see the Lattice Radiant Software User Guide		

1.3. IP Support Summary

Table 1.2. System Memory Module IP Support Readiness

Device Family	IP	User- Interface	Data Width	Memory Type	Data Rate (Mbps)	Radiant Timing Model	Hardware Validated
			X8	EBR	1400	Preliminary	No
		AHBL	X16	EBR	2800	Preliminary	No
	System		X32	EBR	6000	Preliminary	No
Lattice Avant ¹	Memory		X8	EBR	1950	Preliminary	No
Availt	Module	Module AXI4	X16	EBR	3900	Preliminary	No
			X32	EBR	7800	Preliminary	No
			X64	EBR	15600	Preliminary	No
		AHBL	X8	EBR	700	Preliminary	No
			X16	EBR	1400	Preliminary	No
			X32	EBR	3000	Preliminary	No
	System		X32	LRAM	3000	Preliminary	No
CertusPro- NX ²	Memory	'	X8	EBR	975	Preliminary	No
IVA	Module		X16	EBR	1950	Preliminary	No
			vaa	EBR	3900	Preliminary	No
			X32	۸32	LRAM	3900	Preliminary
			X64	EBR	7800	Preliminary	No

FPGA-IPUG-02073-2.3



Device Family	IP	User- Interface	Data Width	Memory Type	Data Rate (Mbps)	Radiant Timing Model	Hardware Validated
			X8	EBR	700	Preliminary	No
		AHBL	X16	EBR	1400	Preliminary	No
		AURT	X32	EBR	3000	Preliminary	No
	System		X32	LRAM	3000	Preliminary	No
Certus-NX ²	Memory		X8	EBR	975	Preliminary	No
	Module		X16	EBR	1950	Preliminary	No
		AXI4	V22	EBR	3900	Preliminary	No
			X32	LRAM	3900	Preliminary	No
			X64	EBR	7800	Preliminary	No
		AHBL	X8	EBR	700	Preliminary	No
			X16	EBR	1400	Preliminary	No
			X32	EBR	3000	Preliminary	No
	System			LRAM	3000	Preliminary	No
Mach-NX ²	Memory		X8	EBR	975	Preliminary	No
	Module		X16	EBR	1950	Preliminary	No
		AXI4	X32	EBR	3900	Preliminary	No
			X32	LRAM	3900	Preliminary	No
			X64	EBR	7800	Preliminary	No
			X8	EBR	700	Preliminary	No
		AHBL	X16	EBR	1400	Preliminary	No
	System		X32	EBR	3000	Preliminary	No
ECP5 ²	Memory		X8	EBR	975	Preliminary	No
	Module	AVIA	X16	EBR	1950	Preliminary	No
		AXI4	X32	EBR	3900	Preliminary	No
			X64	EBR	7800	Preliminary	No

Notes:

- The Lattice Avant data rate was tested using 200 MHz clock frequency.
- The CertusPro-NX, Certus-NX, ECP5, Mach-NX data rate was tested using 100 MHz clock frequency.

1.4. Features

Key features of the System Memory Module IP include:

- Compliant with AMBA 3 AHB-Lite Protocol v1.0
- Compliant with AMBA AXI4 Protocol
- Configurable as single or dual port memory, utilizing 1 or 2 AHB-Lite or AXI4 Interfaces
- Core memory can be implemented as EBR, Distributed RAM, or Large RAM
- Supports ROM and RAM mode
- Supports byte writes when used with compatible hardware
- Supports up to 1 Mb maximum memory (maximum varies per device and per memory implementation)
- Supports 8, 16, or 32-bit data word transfers
- Supports 64-bit data word transfers for AXI interface
- Uses Little-endian bit structure
- Has a dedicated high-speed interface for fast memory initialization using either FIFO Interface or AXI4-Stream



1.5. Licensing and Ordering Information

The System Memory Module IP is included at no additional cost with the Lattice Radiant software.

1.6. Hardware Support

Refer to the Example Design section for more information on the boards used.

1.7. Minimum Device Requirements

There is no speed grade limitation for using the System Memory IP. However, the maximum clock frequency of the IP depends on the device used.

1.8. Naming Conventions

1.8.1. Nomenclature

The nomenclature used in this document is based on Verilog HDL.

1.8.2. Signal Names

- _n is active low (asserted when value is logic 0)
- _i are input signals
- _o are output signals



2. Functional Description

2.1. IP Architecture Overview




Figure 2.1 System Memory Module IP Core Block Diagram

The System Memory Module IP includes the following blocks:

- Core Memory
- AXI4/AHBL Subordinate Interface
- Arbiter
- FIFO or AXI4-Stream (Optional)



2.2. Clocking




Figure 2.2. System Memory Module IP Clock Domain Block Diagram

2.2.1. Clocking Overview

- User-Interface Clock: ahbl clk i/axi aclk i
 - For AXI4, the supported frequency ranges from 1 MHz to 125 MHz.
 - For AHBL, the supported frequency ranges from 1 MHz to 125 MHz.
 - For Lattice Avant devices, the supported frequency range for both AHBL and AXI4 is up to 200 MHz.
- If you enable the data streamer clock bypass, the system clock uses the user interface clock.



2.3. Reset

2.3.1. Reset Overview

The System Memory IP Core has only one active-low reset. When you use the AXI interface, the active-low reset is named axi resetn i. When you use the AHBL interface, the active-low reset is named ahbl hresetn i.

The reset input signal affects only the registers in the System Memory IP. It does not affect the registers in the HARD IP (memory implementation). You must wait for at least two clock cycles before initiating transactions after the reset sequence. This allows the IP to complete its reset sequence.

Below are the steps in the reset sequence for the System Memory IP Core:

- 1. De-assert the active-low reset using axi_resetn_i for the AXI interface and ahbl_hresetn_i for the AHBL interface.
- 2. Wait for two or more system clock cycles. The clock name is axi_aclk_i for the AXI interface and ahbl_hclk_i for the AHBL interface.
- 3. Initiate the next transaction.

2.3.2. Reset Timing Diagram

Figure 2.3 illustrates the timing for the start of the next transaction.




Figure 2.3. Reset Timing Diagram

2.4. User Interfaces

Table 2.1. User Interfaces and Supported Protocols

User Interface	Supported Protocols	Description
	AHB-Lite	The System Memory Module is fully compatible with the AHB-Lite standard. You can configure it as single or dual AHB-Lite interfaces, depending on whether you need single or dual port memory.
Control	AXI	The System Memory Module is fully compatible with the AXI4 standard. Unlike the AHB-Lite interface, you always implement AXI4 as a dual port memory. You assign one port of the memory to AXI4 Write Channels and the other port to AXI4 Read Channels. Similar to the AHB-Lite interface, AXI4 transactions translate into memory-compatible signals that the core memory directly interprets.
	FIFO	The AHB-L port S1 shares a dedicated FIFPO interface. You can use this interface to inject data from a FIFO stream. LIFCL, LFCPNX, LFD2NX ,and LFMXO5 devices support this feature.
	AXI4-Streamer	When you set the interface for System Memory to AXI4, you can set the data streamer interface to AXI4-Stream.



2.4.1. AHB-Lite

The AHBL interface for System Memory IP supports the INCR burst type for *write* and *read* operations. The WRAP burst type is currently unsupported.

2.4.2. AXI4

The AXI4 interface for the System Memory IP supports the INCR burst type for both write and read operations. The WRAP burst type is not supported.

2.4.3. FIFO

You typically use this to upload firmware values to the core memory. The FIFO starts writing at the designated first byte-addressable data and writes up to the maximum depth of the implemented memory.

2.4.4. AXI4 Stream

This interface is fully compatible with the AXI4-Stream standard and is implemented to prioritize other AXI4 write transactions when a valid data stream is given. Like the FIFO interface, the data starts at the designated first byte-addressable data and writes up to the maximum memory depth. The You can use the TLAST signal to indicate the end of the data stream, then the following AXI4-Stream transaction starts again at the designated first address. The AXI4-Stream write strobe is ignored when using Distributed RAM.

2.5. Memory Implementation

The System Memory Module uses Embedded Block RAMs (EBR) or Distributed RAM in the MachXO3D family devices, as well as Large RAM in LIFCL, LFCPNX, LFD2NX, and LFMXO5 family devices. You can configure the memory implementation as true-dual port, pseudo dual port, single port, or read-only memory. The number of ports and read/write configuration of the System Memory Module automatically select the best type of memory for the user-selected application.

Remember that the memory is not affected by the reset. All written data is stored even after the reset sequence.

Table 2.2. System Core Memory Type

Memory Type	AHB-Lite Configuration Used ¹	AXI Configuration Used	MachXO3D	LIFCL, LFCPNX, LFD2NX	Lattice Avant	Mach-NX
	1 port: "R/W, R/O"	1 port: "R/W, R/O"				Yes
LRAM	2 ports: "R/W" + "R/W" "R/O" + "R/W"	2 ports: "R/W" + "R/W" "R/O" + "R/W"	_	Yes	_	res
con1	1 port: "R/W, R/O"	1 port: "R/W, R/O"	Vas	Van	Vaa	V
EBR ¹	2 ports: "R/W" + "R/W" "R/O" + "R/W"	2 ports: "R/W" + "R/W" "R/O" + "R/W"	Yes	Yes	Yes	Yes
Distributed RAM	1 port: "R/W, R/O"	1 port: "R/W, R/O"	Yes	Yes	Yes	Yes

Note:

The EBR ECC is limited to single port only.



Table 2.3. System Core Memory Implementation

Memory Type	User Interface	Access Type	Memory Implementation
		1 port: "R/W", "R/O"	Single Port
LRAM	AHBL	2 ports: "R/W" + "R/W" "R/O" + "R/W"	Dual Port
LNAIVI		1 port: "R/W", "R/O"	Dual Port
	AXI	2 ports: "R/W" + "R/W" "R/O" + "R/W"	Dual Port
		1 port: "R/W", "R/O"	Single Port
	AHBL	2 ports: "R/W" + "R/W" "R/O" + "R/W"	Dual Port
EBR		1 port: "R/W", "R/O"	Dual Port
	AXI	2 ports: "R/W" + "R/W" "R/O" + "R/W"	Dual Port
	AHBL	1 port: "R/W", "R/O"	Single Port
Distributed RAM	AXI	1 port: "R/W", "R/O"	Pseudo Dual port

Table 2.4. Features Supported per Memory Block

Device	LRAM	EBR	Distributed RAM
ECC ¹	Yes ²	Yes ²	No
Memory Initialization	Yes	Yes	Yes
Registered Output	Yes	Yes	Yes
Dual Port Configuration	Yes	Yes	Yes
Byte-Enable	Yes ²	Yes ²	No
Unaligned Read Access	Yes ³	Yes	No

Notes:

- 1. Lattice Avant devices do not support ECC.
- 2. You can use Byte-enable with ECC.
- 3. You cannot use unaligned read access with Byte-enable.

Table 2.5. ECC Implementation per Memory Block

Memory Type	ECC Implementation
LRAM	Hard IP ^{1,3}
EBR	Hard IP ^{2,3,4,5}
Distributed RAM	No

Notes:

- 1. Available in LIFCL, LFCPNX, LFD2NX, and LFMXO5 devices.
- 2. Available in LIFCL, LFCPNX, LFD2NX, LFMXO5 and Lattice Avant devices.
- 3. You cannot use the ECC function in AXI4 because Byte-enable always supports AXI4 write strobes.
- 4. You cannot use the ECC function in AXI4 because it always implements dual port RAM in EBR.
- 5. The EBR ECC function is available only when the port count is equals one.



Table 2.6. Allowable Combination of Features for System Memory when INTERFACE = AHBL

Device	Byte-Enable	ECC	Unaligned Read Access	FIFO	Maximum Supported Port Count
	×	×	×	×	2
	×	×	×	✓	2
	×	×	✓	×	2
	×	×	✓	✓	2
	×	✓	×	×	2
	×	✓	×	✓	Not Supported
	×	✓	✓	×	2
15444	×	✓	✓	✓	Not Supported
LRAM	✓	×	×	×	2
	✓	×	×	✓	2
	✓	×	✓	×	2
	✓	×	✓	✓	2
	✓	✓	×	×	Not Supported
	✓	✓	×	✓	Not Supported
	✓	✓	✓	×	Not Supported
	√	✓	✓	✓	Not Supported
	×	×	N/A	×	2
	×	×	N/A	✓	2
	×	✓	N/A	×	11
EBR	×	✓	N/A	✓	Not Supported
	✓	×	N/A	×	2
	✓	×	N/A	✓	2
D	N/A	N/A	N/A	×	1 ²
Distributed RAM	N/A	N/A	N/A	√	12'3

Notes:

- 1. EBR ECC supports only a single port.
- 2. Distributed RAM supports only a single port.
- 3. Distributed RAM does not support FIFO-interface if the selected data-width exceeds 8 bits.

2.6. System Memory Error Information

Table 2.7. System Memory Error

Error	Description	AHB-Lite Behavior	AXI4 Behavior
Dual Write	Occurs when two ports attempt to write to the same address of the memory.	The system prioritizes port SO and ignores port S1 transaction without generating an error.	The system does not generate an error. An arbiter decides which AXI Interface (S0 or S1) grants access.
Illegal Access	Occurs when a manager attempts to access an address outside the bounds of the START_ADDRESS or END_ADDRESS parameter.	The system generates a bus error through the hresp_o port.	The system generates a bus error through the bresp_o or rresp_o port.
Illegal Transaction (W/R)	Occurs when a manager attempts to write to a readonly port, or read from a write-only port.	The system generates a bus error through the hresp_o port.	The system generates a bus error through the bresp_o or rresp_o port.

FPGA-IPUG-02073-2.3



Error	Description	AHB-Lite Behavior	AXI4 Behavior
Unaligned Error	Occurs when a manager attempts to access a wider data bit without providing appropriate pads for the lower address bits. Example: A 32-bit data access with ahbl_addr[1:0] != 2'b00.	The system generates a bus error through the hresp_o port.	The system does not generate an error. The AXI4 Interface supports unaligned access.
ECC error	Occurs when an ECC error is generated during a read attempt. • ecc_sec – a single error is detected and corrected. • ecc_dec – two errors are detected and cannot be corrected.	The system generates a bus error through the hresp_o port.	The AXI4 Interface does not support ECC.

2.7. Arbitration

When the port count is two, both subordinates access the same address simultaneously. For example, subordinate S0 writes to address 0x0200 while subordinate S1 reads from address 0x0200. This scenario may cause data corruption during the subordinate S1 transaction.

Arbitration supports this scenario by allowing only one subordinate to access the memory when both subordinates access the same address, and at least one is performing a write transaction.

To manage the separate write and read channels of the AXI4 Interface, the implemented memory is always dual port, with Port A for write transactions and Port B for read transactions. When the port count is two, an arbiter block manages the arbitration between the write channels of Port SO and Port S1 using the AWREADY and WREADY signals. Separate arbitration manages the read channels of Port SO and Port S1 using the ARREADY signal. Initially, the system grants access to Port S0. When Port S0 has no ongoing transactions and the system detects a valid signal from Port S1, it grants access to Port S1 and holds it until all its transactions are complete. Refer to Figure 2.4 and Figure 2.5 for the sample behavior when both Port S0 and Port S1 have a valid data available.






Figure 2.4. Dual Port AXI Interface (Write Arbitration)






Figure 2.5. Dual Port AXI Interface (Read Arbitration)

2.8. Initialization Format

You can create or edit the initialization file, an ASCII file, using any ASCII editor. The Module/IP Block Wizard supports the following memory file formats:

- Binary file
- Hex File

The memory initialization file is *.mem (<file_name>.mem). Each row stores the value for a specific memory location. The number of characters (or columns) represents the number of bits for each address (or the memory module width).

The memory initialization can be static or dynamic. For static initialization, the memory values are stored in the bitstream. Dynamic memory initialization involves storing memory values in the external flash which user logic can update knowing the EBR address locations. The bitstream (bit or rbt file) size is larger due to stored static values.

The initialization file is used when the System Memory is configured as a ROM. In RAM configuration, you can also use the initialization file to preload memory contents.

FPGA-IPUG-02073-2.3



Binary File

The binary file contains 0s and 1s. The rows represent the number of words, and the columns represent the memory width.


Memory Size 20 x 32

00100000010000000010000001000000	
000000100000001000000100000001	
00000010000000100000001000000010	
00000011000000110000001100000011	
00000100000001000000010000000100	
00000101000001010000010100000101	
00000110000001100000011000000110	
00000111000001110000011100000111	
00001000010010000000100001001000	
00001001010010010000100101001001	
00001010010010100000101001001010	
00001011010010110000101101001011	
00001100000011000000110000001100	
00001101001011010000110100101101	
00001110001111100000111000111110	
00001111001111111000011111001111111	
0001000000100000001000000010000	
00010001000100010001000100010001	
00010010000100100001001000010010	
00010011000100110001001100010011	

Hex File

The hex file contains hexadecimal characters arranged in a similar row-column format. The number of rows matches the number of address locations, with each row representing the content of the memory location.

Memory Size 8 x 16





IP Parameter Description

The tables below show the configurable attributes of the System Memory IP. You can configure the IP by setting the attributes in the IP Catalog's Module/IP wizard within the Lattice Radiant software.

Default values, where applicable, are highlighted in bold.

3.1. General

Table 3.1. General Attributes

Interface	Attribute	Selectable Values	Description		
Memory Address Depth 1 – 456,000 maximum ADDR_DEPTH depends on DATA_WIDTH, memory type, and device used. Data Bus Width(bits) 8, 16, 32, 64 The data width of the memory measured in bits. The value of 64 bits is available only if the interface is AXI4 and the target device has two or more LRAM blocks available. Memory Type EBR Distributed_RAM LRAM Select the type of memory implemented for this instance of system memory. Port Count [1-2] 1, 2 Determine whether the generated system memory uses one or two AHB-Lite/AXI Interfaces. ECC Enable ^{1,2} True, False Determines whether ECC is used, which applies to both ports. Refer to Table 2.4 for details. Note that the data width must be 32 bits when using ECC. Enable Arbiter True, False Enable the ARBITER function. Editable only when PORT_COUNT is two. AXI4 ID Width 1 - 15 The width of the AXI4 ID for all channels. Available only when the interface is AXI4. Data Streamer True, False Enable the data streamer interface. Enable Data Streamer Interface Select the interface for the data streamer. The AXI4-Stream is available only when the selected bus interface is AXI4. Data Streamer Interface O- (ADDR_DEPTH_(Data Bus Width/8)) The starting address where the data streamer begins writing. Data Streamer Clock Bypass True, False When enabled, the data streamer uses the ahbl_clk_i or axi_aclk_i as its clock	Interface		Select the subordinate bus interface.		
Data Bus Width(bits) 8, 16, 32, 64 The value of 64 bits is available only if the interface is AXI4 and the target device has two or more LRAM blocks available. Memory Type EBR Distributed_RAM LRAM Select the type of memory implemented for this instance of system memory. Port Count [1-2] 1, 2 Determine whether the generated system memory uses one or two AHB-Litte/AXI Interfaces. ECC Enable 1-2 True, False Determines whether ECC is used, which applies to both ports. Refer to Table 2.4 for details. Note that the data width must be 32 bits when using ECC. Enable Arbiter True, False Enable the ARBITER function. Editable only when PORT_COUNT is two. AXI4 ID Width 1 - 15 The width of the AXI4 ID for all channels. Available only when the interface is AXI4. Data Streamer Enable Data Streamer True, False Enable the data streamer interface. Enable Data Streamer Interface Select the interface for the data streamer. The AXI4-Stream is available only when the selected bus interface is AXI4. Data Streamer Write Start Address 0 - (ADDR_DEPTH-(Data Bus Width/8)) The starting address where the data streamer begins writing. Data Streamer Clock Bypass True, False When enabled, the data streamer uses the abbl_clk_i or axi_aclk_i as its clock source. Otherwise, it uses its own dedicated clock, which is fife_clk_i for Generic FIFO or axis_rx_aclk_i for AXI4-Stream. <td>Memory Address Depth</td> <td>1 – 456,000</td> <td>maximum ADDR_DEPTH depends on DATA_WIDTH, memory type, and</td>	Memory Address Depth	1 – 456,000	maximum ADDR_DEPTH depends on DATA_WIDTH, memory type, and		
Distributed_RAM RAM RAM	Data Bus Width(bits)	8, 16, 32, 64	The value of 64 bits is available only if the interface is AXI4 and the target		
ECC Enable 1-2 1, 2 Lite/AXI Interfaces. ECC Enable 1-2 True, False Determines whether ECC is used, which applies to both ports. Refer to Table 2.4 for details. Note that the data width must be 32 bits when using ECC. Enable Arbiter True, False Enable the ARBITER function. Editable only when PORT_COUNT is two. AXI4 ID Width 1 - 15 The width of the AXI4 ID for all channels. Available only when the interface is AXI4. Data Streamer True, False Enable the data streamer interface. Enable Data Streamer == TRUE Data Streamer Interface Generic FIFO AXI4 Stream The AXI4-Stream is available only when the selected bus interface is AXI4. Data Streamer Write Start Address O - (ADDR_DEPTH- (Data Bus Width/8)) The starting address where the data streamer begins writing. Data Streamer Interface == AXI4 Stream When enabled, the data streamer uses the ahbl_clk_i or axi_aclk_i as its clock source. Otherwise, it uses its own dedicated clock, which is fifo_clk_i for Generic FIFO or axis_rx_aclk_i for AXI4-Stream. Initialization True, False Enable the initialization of the system memory by providing an initialization file. Initialization Enable Format Hex, Binary Determine the file format of the initialization file.	Memory Type	Distributed_RAM			
ECC Enable 1.2 True, False Enable 2.4 for details. Note that the data width must be 32 bits when using ECC. Enable Arbiter True, False Enable the ARBITER function. Editable only when PORT_COUNT is two. The width of the AXI4 ID for all channels. Available only when the interface is AXI4. Data Streamer Enable Data Streamer = TRUE Data Streamer Interface Generic FIFO AXI4 Stream Data Streamer Write Start Address Data Streamer Interface = AXI4 Stream Data Streamer Interface = AXI4 Stream Data Streamer Clock Bypass Initialization Initialize Memory = TRUE True, False Enable the initialization of the system memory by providing an initialization file. Determine the file format of the initialization file.	Port Count [1 -2]	1, 2	,		
AXI4 ID Width 1 - 15 The width of the AXI4 ID for all channels. Available only when the interface is AXI4. Data Streamer Enable Data Streamer True, False Enable the data streamer interface. Enable Data Streamer Interface Enable Data Streamer Interface Generic FIFO AXI4 Stream Data Streamer Write Start Address Data Streamer Interface == AXI4 Stream Data Streamer Interface == AXI4 Stream Data Streamer Clock Bypass True, False When enabled, the data streamer uses the ahbl_clk_i or axi_aclk_i as its clock source. Otherwise, it uses its own dedicated clock, which is fifo_clk_i for Generic FIFO or axis_rx_aclk_i for AXI4-Stream. Initialization Initialize Memory True, False True, False Enable the initialization of the system memory by providing an initialization file. Determine the file format of the initialization file.	ECC Enable ^{1,2}	True, False	Table 2.4 for details. Note that the data width must be 32 bits when using		
Axia ID Width 1 - 15 Available only when the interface is AXia. Data Streamer Enable Data Streamer = TRUE Data Streamer Interface Generic FIFO AXia Stream Streamer Write Start Address Data Streamer Interface = AXia Stream Data Streamer Interface = AXia Stream Data Streamer Clock Bypass Initialization Initialize Memory = TRUE Enable the data streamer interface is AXia. Enable the data streamer interface. Enable the data streamer interface. Select the interface for the data streamer. The AXia-Stream is available only when the selected bus interface is AXia. The starting address where the data streamer begins writing. The starting address where the data streamer uses the ahbl_clk_i or axi_aclk_i as its clock source. Otherwise, it uses its own dedicated clock, which is fifo_clk_i for Generic FIFO or axis_rx_aclk_i for AXia-Stream. Initialize Memory True, False Enable the initialization of the system memory by providing an initialization file. Initialization File Format Hex, Binary Determine the file format of the initialization file.	Enable Arbiter	True, False	Enable the ARBITER function. Editable only when PORT_COUNT is two.		
Enable Data Streamer Enable Data Streamer == TRUE Data Streamer Interface Generic FIFO AXI4 Stream Data Streamer Write Start Address Data Streamer Interface == AXI4 Stream Data Streamer Interface == AXI4 Stream Data Streamer Unterface == AXI4 Stream Data Streamer Unterface == AXI4 Stream Data Streamer Interface == AXI4 Stream Data Streamer Clock Bypass Data Streamer Clock Bypass True, False Enable the data streamer interface. When enabled, the data streamer uses the ahbl_clk_i or axi_aclk_i as its clock source. Otherwise, it uses its own dedicated clock, which is fifo_clk_i for Generic FIFO or axis_rx_aclk_i for AXI4-Stream. Initialization Initialize Memory == TRUE Initialization File Format Hex, Binary Determine the file format of the initialization file.	AXI4 ID Width	1 - 15			
Enable Data Streamer == TRUE Data Streamer Interface Generic FIFO AXI4 Stream Data Streamer Write Start Address D- (ADDR_DEPTH- (Data Bus Width/8)) Data Streamer Interface == AXI4 Stream Data Streamer Clock Bypass True, False When enabled, the data streamer uses the ahbl_clk_i or axi_aclk_i as its clock source. Otherwise, it uses its own dedicated clock, which is fifo_clk_i for Generic FIFO or axis_rx_aclk_i for AXI4-Stream. Initialization Initialize Memory True, False Enable the initialization of the system memory by providing an initialization file. Initialization File Format Hex, Binary Determine the file format of the initialization file.	Data Streamer	<u> </u>			
Data Streamer Interface AXI4 Stream Data Streamer Write Start Address Data Streamer Interface == AXI4 Stream Data Streamer Clock Bypass Initialization Initialize Memory == TRUE Data Streamer Interface Generic FIFO AXI4 Stream Select the interface for the data streamer. The AXI4-Stream is available only when the selected bus interface is AXI4. The starting address where the data streamer begins writing. The starting address where the data streamer begins writing. When enabled, the data streamer uses the ahbl_clk_i or axi_aclk_i as its clock source. Otherwise, it uses its own dedicated clock, which is fifo_clk_i for Generic FIFO or axis_rx_aclk_i for AXI4-Stream. Enable the initialization of the system memory by providing an initialization file. Initialize Memory == TRUE Initialization File Format Hex, Binary Determine the file format of the initialization file.	Enable Data Streamer	True, False	Enable the data streamer interface.		
Data Streamer Interface AXI4 Stream The AXI4-Stream is available only when the selected bus interface is AXI4. Data Streamer Write Start Address Data Streamer Interface == AXI4 Stream Data Streamer Clock Bypass True, False When enabled, the data streamer uses the ahbl_clk_i or axi_aclk_i as its clock source. Otherwise, it uses its own dedicated clock, which is fifo_clk_i for Generic FIFO or axis_rx_aclk_i for AXI4-Stream. Initialization True, False Enable the initialization of the system memory by providing an initialization file. Initialization File Format Hex, Binary Determine the file format of the initialization file.	Enable Data Streamer == TR	UE			
Address (Data Bus Width/8)) Data Streamer Interface == AXI4 Stream Data Streamer Clock Bypass True, False When enabled, the data streamer uses the ahbl_clk_i or axi_aclk_i as its clock source. Otherwise, it uses its own dedicated clock, which is fifo_clk_i for Generic FIFO or axis_rx_aclk_i for AXI4-Stream. Initialization Initialize Memory True, False Enable the initialization of the system memory by providing an initialization file. Initialize Memory == TRUE Initialization File Format Hex, Binary Determine the file format of the initialization file.	Data Streamer Interface				
Data Streamer Clock Bypass True, False When enabled, the data streamer uses the ahbl_clk_i or axi_aclk_i as its clock source. Otherwise, it uses its own dedicated clock, which is fifo_clk_i for Generic FIFO or axis_rx_aclk_i for AXI4-Stream. Initialize Memory True, False Enable the initialization of the system memory by providing an initialization file. Initialize Memory == TRUE Initialization File Format Hex, Binary Determine the file format of the initialization file.			The starting address where the data streamer begins writing.		
Data Streamer Clock Bypass True, False clock source. Otherwise, it uses its own dedicated clock, which is fifo_clk_i for Generic FIFO or axis_rx_aclk_i for AXI4-Stream. Initialization Initialize Memory True, False Enable the initialization of the system memory by providing an initialization file. Initialize Memory == TRUE Initialization File Format Hex, Binary Determine the file format of the initialization file.	Data Streamer Interface == /	AXI4 Stream			
Initialize Memory True, False Enable the initialization of the system memory by providing an initialization file. Initialize Memory == TRUE Initialization File Format Hex, Binary Determine the file format of the initialization file.		True, False	clock source. Otherwise, it uses its own dedicated clock, which is		
Initialize Memory == TRUE Initialization File Format Hex, Binary Determine the file format of the initialization file.	Initialization				
Initialization File Format Hex, Binary Determine the file format of the initialization file.	Initialize Memory	True, False			
	Initialize Memory == TRUE	Initialize Memory == TRUE			
Initialization File	Initialization File Format	Hex, Binary	Determine the file format of the initialization file.		
	Initialization File	<string></string>	Select the initialization file for the system memory.		

Notes:

- Apply this only to LRAM and EBR when the INTERFACE is AHBL. Limit the EBR ECC to a single port.
- ECC is always disabled when data initializes the memory.



3.2. Port SO Settings

Table 3.2. Port SO Settings

Attribute	Selectable Values	Description
Enable Port SO Memory Core Output Register	True, False	Apply a registered output from the memory core to subordinate S0 to improve timing in Place and Route.
Interface == AHBL and N	Temory Type == LRAM and Enable	Port SO Memory Core Output Register == true
Enable Port SO Read Pipeline ¹	True, False	Implement an additional register to pipeline AHBL read transactions for port SO.
Port SO setting that are a	always visible	
Reset behavior for Port SO	Async, Sync	Set the reset mode for port S0 to <i>Sync</i> when the Memory Type is <i>LRAM</i> .
Byte Enable for Port SO ^{2,3,4}	True, False	Determine whether Byte Enable is used for port S0. Set it to True when the Access Type for Port S0 is R/O, the data width is not 8, or the interface is AHB-Lite. This enables narrow transactions in the AHBL interface.
Unaligned Access for Port S0 ⁵	True, False	Enable the unaligned read functionality. Set it to False when the data width is not 32 or the memory is not LRAM.
Unaligned access for Po	rt S0 == True	
Unaligned Access Shift Direction (S0) ⁶	Right, Left, None	Shift the direction of the unaligned read access.
Edit Address Range Port SO ⁷	True, False	Enable the memory address offset for port SO. Set it to False when the port count is one.
Edit address range Port	SO == True	
Start Address Port SO (hex) ⁷	0 - ADDR_DEPTH*DATA_WIDTH- 1	Set the starting memory address offset for port S0.
End Address Port SO (hex)2 ⁷	0 – ADDR_DEPTH*DATA_WIDTH- 1	Set the ending memory address offset for port SO. It must be greater than the Start Address for Port SO.
Access Type for Port S0	R/W, R/O	Determine the access for port S0.

- This feature is available only when the Interface is AHBL, the Memory Type is LRAM, and the output register is enabled. 1.
- 2. The byte-enable function is unavailable when ECC is enabled or when DATA_WIDTH is eight.
- The byte-enable function is always enabled by default when the Interface is AXI4. 3.
- 4. The byte-enable function is disabled when the interface is AHBL, and the Memory Type is Distributed RAM.
- This feature is available only for LRAM and disables the BYTE_ENABLE function. 5.
- 6. Edit this only if ENABLE_UNALIGNED_ACCESS is enabled.
- Edit this only when PORT_COUNT is two. 7.

3.3. Port S1 Settings

Table 3.3. Port S1 Settings

Port Count == 2				
Attribute	Selectable Values	Description		
Enable Port S1 Memory Core Output Register	True, False	Apply a registered output from the memory core to subordinate S1 to improve timing in Place and Route.		
Interface == AHBL and Memory Type == LRAM and Enable Port S1 Memory Core Output Register == true				
Enable Port S1 Read Pipeline ¹	True, False	Implement an additional register to pipeline AHBL read transactions for port S1.		

© 2020-2025 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Port Count == 2				
Attribute	Selectable Values	Description		
Port S1 Setting that are a	lways visible			
Reset behavior for Port S1	Async, Sync	Set the reset mode for port S1 to <i>Sync</i> when the Memory Type is <i>LRAM</i> .		
Byte Enable for Port S1 ^{2,3,4}	True, False	Determine whether Byte Enable is used for port S1. Set it to True when the Access Type for port S1 is R/O, the data width is not 8, or the interface is AHB-Lite. This enables narrow transactions in the AHBL interface.		
Unaligned Access for Port S1 ⁵	True, False	Enable the unaligned read functionality. Set it to <i>False</i> when the data width is not 32 or the memory is not LRAM.		
Unaligned Access for Por	t S1 == True			
Unaligned Access Shift Direction (S1) ⁶	Right, Left, None	Shift the direction of the unaligned read access.		
Edit Address Range Port S1 ⁷	True, False	Enable the memory address offset for port S1. Set it to False when the port count is 1.		
Edit Address Range Port	S1 == True			
Start Address Port S1 (hex) ⁷	0 - ADDR_DEPTH*DATA_WIDTH- 1	Set the starting memory address offset for port S1.		
End Address Port S1 (hex)2 ⁷	0 - ADDR_DEPTH*DATA_WIDTH- 1	Set the ending memory address offset for port S1. It must be greater than the Start Address for Port S1.		
Access Type for Port S1	R/W	Determine the access for port S1.		

Notes:

- 1. This feature is available only when the Interface is AHBL, the Memory Type is LRAM, and the output register is enabled.
- 2. The byte-enable function is unavailable when ECC is enabled or when DATA_WIDTH is eight.
- 3. The byte-enable function is always enabled by default when the Interface is AXI4.
- 4. The byte-enable function is disabled when the interface is AHBL ,and the Memory Type is Distributed RAM.
- 5. This feature is available only for LRAM and disables the BYTE_ENABLE function.
- 6. Edit this only if ENABLE_UNALIGNED_ACCESS is enabled.
- 7. Edit this only when PORT_COUNT is two.

3.4. IP Parameter Settings for Example Use Cases

Table 3.4 shows the parameter settings for System Memory IP used for memory storage.

Table 3.4 IP Parameter Settings for Example Use Cases

Attribute	Value
General Attribute	
Interface	AXI4
Memory Address Depth	57344
Data Bus Width(bits)	64
Memory Type	LRAM
Port Count [1 -2]	2
ECC Enable	-
Enable Arbiter	✓
AXI4 ID Width	6
Enable Data Streamer	False
Data Streamer Interface	_

FPGA-IPUG-02073-2.3



Attribute	Value	
Data Streamer Write Start	(ADDR DEPTH- Data Bus Width/8)	
Address	(ADDIC_DELTIT Data bas Widthyo)	
Data Streamer Clock Bypass	False	
Initialize Memory	False	
Initialization File Format	Hex	
Initialization File	_	
The attributes of Port S0 and Port S1 are set to default.		



4. Signal Description

This section describes the System Memory IP ports.

4.1. Clock Interface

Table 4.1. Clock Ports

Port	Туре	Description	
AHBL Interface			
		This is the input clock for the user clock domain	
ahbl_hclk_i	Input	The frequency range for this is from 1 MHz to 125 MHz	
		For Lattice Avant devices, the frequency range extends up to 200 MHz	
AXI Interface			
		This is the input clock for the user clock domain	
axi_aclk_i	Input	The frequency range for this is 1 MHz to 125 MHz	
		For Lattice Avant devices, the frequency range extends up to 200 MHz	

4.2. Reset Interface

Table 4.2. Reset Ports

Port	Туре	Description	
AHBL Interface			
ahbl_hresetn_i	Input	This input signal provides an active-low reset. De-asserting this signal resets the entire System Memory IP.	
AXI Interface			
axi_resetn_i	Input	This input signal provides an active-low reset. De-asserting this signal resets the entire System Memory IP.	

4.3. User-Interface

Table 4.3. AHBL Ports

Port	Туре	Width	Description
ahbl_s0_hsel_i	Input	1	The device functions when the active HIGH signal asserts.
ahbl_s0_hready_i	Input	1	A HIGH signal indicates that no transfers are currently executing.
ahbl_s0_haddr_i	Input	32	It contains the address of the data to write or read.
ahbl_s0_hburst_i	Input	3	It determines whether the transfer is a single transfer or part of a burst.
ahbl_s0_hsize_i	Input	3	It indicates the transfer size.
ahbl_s0_hmastlock_i	Input	1	It indicates if the transfer is part of a locked sequence.
ahbl_s0_hprot_i	Input	4	It determines the type of burst used in the transfer.
ahbl_s0_htrans_i	Input	2	It indicates the current transfer type.
ahbl_s0_hwrite_i	Input	1	It indicates the transfer direction.
ahbl_s0_hwdata_i	Input	Data bus width	Input data for the system memory.
ahbl_s0_hreadyout_o	Output	1	A HIGH signal indicates that the system memory is busy.
ahbl_s0_hresp_o	Output	1	A HIGH signal indicates an error in the transfer.
ahbl_s0_hrdata_o	Output	Data bus width	Output data for the system memory.
ahbl_s1_hsel_i	Input	1	The device functions when the active HIGH signal asserts.

FPGA-IPUG-02073-2.3



Port	Туре	Width	Description
ahbl_s1_hready_i	Input	1	A HIGH signal indicates that no transfers are currently executing.
ahbl_s1_haddr_i	Input	32	It contains the address of the data to write or read.
ahbl_s1_hburst_i	Input	3	It determines whether the transfer is a single transfer or part of a burst.
ahbl_s1_hsize_i	Input	3	Indicates the transfer size.
ahbl_s1_hmastlock_i	Input	1	It indicates if the transfer is part of a locked sequence.
ahbl_s1_hprot_i	Input	4	It determines the type of burst used in the transfer.
ahbl_s1_htrans_i	Input	2	It indicates the current transfer type.
ahbl_s1_hwrite_i	Input	1	It indicates the transfer direction.
ahbl_s1_hwdata_i	Input	Data bus width	Input data for the system memory.
ahbl_s1_hreadyout_o	Output	1	A HIGH signal indicates that the system memory is busy.
ahbl_s1_hresp_o	Output	1	A HIGH signal indicates an error in the transfer.
ahbl_s1_hrdata_o	Output	Data bus width	Output data for the system memory.

Table 4.4. AXI Ports

Port	Туре	Width	Description			
AXI Subordinate Int	AXI Subordinate Interface Port1					
axi_s0_awid_i	IN	AXI4 ID Width	The AXI4 write address ID indicates the identification tag for a write transaction.			
axi_s0_awaddr_i	IN	32	The AXI4 write address indicates the address of the first transfer in a write transaction.			
axi_s0_awlen_i	IN	8	The AXI4 write address length indicates the exact number of data transfers in a write transaction.			
axi_s0_awsize_i	IN	3	The AXI4 write address size indicates the number of bytes in each data transfer in a write transaction.			
axi_s0_awburst_i	IN	2	The AXI4 write address burst indicates how the address changes between each transfer in a write transaction.			
axi_s0_awlock_i	IN	1	The AXI4 write address lock provides information about the atomic characteristics of a write transaction. This signal is unused.			
axi_s0_awcache_i	IN	4	The AXI4 write address cache indicates how a write transaction is required to progress through a system. This signal is unused.			
axi_s0_awprot_i	IN	3	The AXI4 write address protect indicates the protection attributes of a write transaction such as, privilege, security level, and access type. This signal is unused.			
axi_s0_awvalid_i	IN	1	The AXI4 write address valid indicates that the write address channel signals are valid.			
axi_s0_awready_o	OUT	1	The AXI4 write address ready indicates that a transfer on the write address channel can be accepted.			
axi_s0_wid_i	IN	AXI4 ID Width	The AXI4 write data ID indicates the ID tag of the write data transfer.			
axi_s0_wdata_i	IN	Data Bus Width	AXI4 write data.			
axi_s0_wstrb_i	IN	Data Bus Width / 8	The AXI4 write data strobe indicates which byte lanes hold valid data.			
axi_s0_wlast_i	IN	1	The AXI4 write data last indicates whether this is the last data transfer in a write transaction.			
axi_s0_wvalid_i	IN	1	The AXI4 write data valid indicates that the write data channel signals are valid.			
axi_s0_wready_o	OUT	1	The AXI4 write data ready indicates that a transfer on the write data channel can be accepted.			
axi_s0_bid_o	OUT	AXI4 ID Width	The AXI4 write response ID indicates the identification tag for a write response.			

FPGA-IPUG-02073-2.3



Port	Туре	Width	Description
axi_s0_bresp_o	OUT	2	The AXI4 write response indicates the status of a write transaction. EXOKAY and DECERR error responses are not supported.
axi_s0_bvalid_o	OUT	1	The AXI4 write response valid indicates that the write response channel signals are valid.
axi_s0_bready_i	IN	1	The AXI4 write response ready indicates that a transfer on the write response channel can be accepted.
axi_s0_arid_i	IN	AXI4 ID Width	The AXI4 read address ID indicates the identification tag for a read transaction.
axi_s0_araddr_i	IN	32	The AXI4 read address indicates the address of the first transfer in a read transaction.
axi_s0_arlen_i	IN	8	The AXI4 read address length indicates the exact number of data transfers in a read transaction.
axi_s0_arsize_i	IN	3	The AXI4 read address size indicates the number of bytes in each data transfer in a read transaction.
axi_s0_arburst_i	IN	2	The AXI4 read address burst indicates how the address changes between each transfer in a read transaction.
axi_s0_arlock_i	IN	1	The AXI4 read address lock provides information about the atomic characteristics of a read transaction. This signal is unused.
axi_s0_arcache_i	IN	4	The AXI4 read address cache indicates how a read transaction is required to progress through a system. This signal is unused.
axi_s0_arprot_i	IN	3	The AXI4 read address protect indicates the protection attributes of a read transaction such as, privilege, security level, and access type. This signal is unused.
axi_s0_arvalid_i	IN	1	The AXI4 read address valid indicates that the read address channel signals are valid.
axi_s0_arready_o	OUT	1	The AXI4 read address ready indicates that a transfer on the read address channel can be accepted.
axi_s0_rid_o	OUT	AXI4 ID Width	The AXI4 read data ID indicates the ID tag of the read data transfer.
axi_s0_rdata_o	OUT	Data Bus Width	AXI4 read data.
axi_s0_rresp_o	OUT	2	The AXI4 read data response indicates the status of a read transfer. EXOKAY and DECERR error responses are not supported.
axi_s0_rlast_o	OUT	1	The AXI4 read data last indicates whether this is the last data transfer in a read transaction.
axi_s0_rvalid_o	OUT	1	The AXI4 read data valid indicates that the read data channel signals are valid.
axi_s0_rready_i	IN	1	The AXI4 read data ready indicates that the receiver is ready to accept read data.
AXI Subordinate Int	erface P	ort1	
axi_s1_awid_i	IN	AXI4 ID Width	The AXI4 write address ID indicates the identification tag for a write transaction.
axi_s1_awaddr_i	IN	32	The AXI4 write address indicates the address of the first transfer in a write transaction.
axi_s1_awlen_i	IN	8	The AXI4 write address length indicates the exact number of data transfers in a write transaction.
axi_s1_awsize_i	IN	3	The AXI4 write address size indicates the number of bytes in each data transfer in a write transaction. If the address size is greater than the data bus width, it is set to the data bus width.
axi_s1_awburst_i	IN	2	The AXI4 write address burst indicates how the address changes between each transfer in a write transaction.
axi_s1_awlock_i	IN	1	The AXI4 write address lock provides information about the atomic characteristics of a write transaction. This signal is unused.
axi_s1_awcache_i	IN	4	The AXI4 write address cache indicates how a write transaction is required to progress through a system. This signal is unused.



Port	Туре	Width	Description
axi_s1_awprot_i	IN	3	The AXI4 write address protect indicates the protection attributes of a write transaction such as, privilege, security level, and access type. This signal is unused.
axi_s1_awvalid_i	IN	1	The AXI4 write address valid indicates that the write address channel signals are valid.
axi_s1_awready_o	OUT	1	The AXI4 write address ready indicates that a transfer on the write address channel can be accepted.
axi_s1_wid_i	IN	AXI4 ID Width	The AXI4 write data ID indicates the ID tag of the write data transfer.
axi_s1_wdata_i	IN	Data Bus Width	AXI4 write data.
axi_s1_wstrb_i	IN	Data Bus Width / 8	The AXI4 write data strobe indicates which byte lanes hold valid data.
axi_s1_wlast_i	IN	1	The AXI4 write data last indicates whether this is the last data transfer in a write transaction.
axi_s1_wvalid_i	IN	1	The AXI4 write address valid indicates that the sender has valid write data available for transfer.
axi_s1_wready_o	OUT	1	The AXI4 write data ready indicates that a transfer on the write data channel can be accepted.
axi_s1_bid_o	OUT	AXI4 ID Width	The AXI4 write response ID indicates the identification tag for a write response.
axi_s1_bresp_o	OUT	2	The AXI4 write response indicates the status of a write transaction. EXOKAY and DECERR error responses are not supported.
axi_s1_bvalid_o	OUT	1	The AXI4 write response valid indicates that the write response channel signals are valid.
axi_s1_bready_i	IN	1	The AXI4 write response ready indicates that a transfer on the write response channel can be accepted.
axi_s1_arid_i	IN	AXI4 ID Width	The AXI4 read address ID indicates the identification tag for a read transaction.
axi_s1_araddr_i	IN	32	The AXI4 read address indicates the address of the first transfer in a read transaction.
axi_s1_arlen_i	IN	8	The AXI4 read address length indicates the exact number of data transfers in a read transaction.
axi_s1_arsize_i	IN	3	The AXI4 read address size indicates the number of bytes in each data transfer in a read transaction.
axi_s1_arburst_i	IN	2	The AXI4 read address burst indicates how the address changes between each transfer in a read transaction.
axi_s1_arlock_i	IN	1	The AXI4 read address lock provides information about the atomic characteristics of a read transaction. This signal is unused.
axi_s1_arcache_i	IN	4	The AXI4 read address cache indicates how a read transaction is required to progress through a system. This signal is unused.
axi_s1_arprot_i	IN	3	The AXI4 read address protect indicates the protection attributes of a read transaction such as, privilege, security level, and access type. This signal is unused.
axi_s1_arvalid_i	IN	1	The AXI4 read address valid indicates that the read address channel signals are valid.
axi_s1_arready_o	OUT	1	The AXI4 read address ready indicates that a transfer on the read address channel can be accepted.
axi_s1_rid_o	OUT	AXI4 ID Width	The AXI4 read data ID indicates the ID tag of the read data transfer.
axi_s1_rdata_o	OUT	Data Bus Width	AXI4 read data.
axi_s1_rresp_o	OUT	2	The AXI4 read data response indicates the status of a read transfer. EXOKAY and DECERR error responses are not supported.
axi_s1_rlast_o	OUT	1	The AXI4 read data last indicates whether this is the last data transfer in a read transaction.



Port	Туре	Width	Description
axi_s1_rvalid_o	OUT	1	The AXI4 read data valid indicates that the read data channel signals are valid.
axi_s1_rready_i	IN	1	The AXI4 read data ready indicates that a transfer on the read data channel can be accepted.

Table 4.5. FIFO Streamer Ports

Port	Туре	Width	Description
fifo_clk_i	IN	1	User Input Clock
fifo_wr_en_i	IN	1	Write Enable bit
fifo_wr_data_i	IN	8	Write data
fifo_interface_en_i	IN	1	Enable the FIFO interface and assert to start the transaction in the FIFO stream.
fifo_address_rstn_i	IN	1	The active-low reset clears all data inside the FIFO and resets the FIFO streamer registers.
fifo_full_o	OUT	1	It indicates that the FIFO is full.

Table 4.6. AXI4 Streamer Ports

Port	Туре	Width	Description
axis_rx_aclk_i	IN	1	User clock input.
axi_rx_tvalid_i	IN	1	It indicates that the transaction values are valid.
axi_rx_tdata_i	IN	DATA WIDTH	User input data.
axi_rx_tstrb_i	IN	DATA WIDTH/8	Byte write strobe.
axi_rx_tlast_i	IN	1	It indicates the end of data write transaction.
axi_rx_tready_o	OUT	1	It indicates that the AXI4 streamer is ready to receive data.

Table 4.7. ECC Ports

Port	Туре	Width	Description
ecc_ded_s0_o	OUT	1	It indicates that one error is detected in port SO.
ecc_sec_s0_o	OUT	1	It indicates that two errors are detected in port SO.
ecc_ded_s1_o	OUT	1	It indicates that one error is detected in port S1.
ecc_sec_s1_o	OUT	1	It indicates that two errors are detected in port S1.



5. Register Description

The System Memory IP Core does not use dedicated readable or writable memory registers. Instead, it uses hard IP memory to store data. The IP uses the lower 19-bit (512 KB) address for address decoding, while all upper bits are expected to be the base address, which does not need to be decoded in the System Memory IP.



6. Example Design

The System Memory IP example design allows you to compile, simulate, and test the System Memory IP on the following Lattice evaluation boards:

• MachXO5-NX Development Board

6.1. Example Design Supported Configuration

Note: In the table below, ✓ refers to a checked option in the System Memory IP example design.

Table 6.1. System Memory IP Configuration Supported by the Example Design

Attribute	Value			
General Attribute				
Interface	AXI4			
Memory Address Depth	57,344			
Data Bus Width(bits)	64			
Memory Type	LRAM			
Port Count [1 -2]	2			
ECC Enable	_			
Enable Arbiter	✓			
AXI4 ID Width	6			
Enable Data Streamer	False			
Data Streamer Interface	_			
Data Streamer Write Start Address	0 – (ADDR_DEPTH-(Data Bus Width/8))			
Data Streamer Clock Bypass	False			
Initialize Memory	False			
Initialization File Format	Hex			
Initialization File	_			
Port S0 and Port S1 attributes are set to default.				



6.2. Overview of the Example Design and Features




Figure 6.1. System Memory IP in Propel SOC Project

Key features of the example design include:

- Memory Access
 - The System Memory IP supports the use of available hard IP memory for data storage in the architecture.
 - Depending on the device, the System Memory IP uses distributed RAM, EBR, and LRAM.



6.3. Example Design Components




Figure 6.2. System Memory Example Design Block Diagram

The System Memory IP example design includes the following blocks:

- Test Cases
- Lattice RISCV microcontroller
- System Memory IP

6.4. Test Cases

- The test cases are written in C code.
- These test cases are transmitted to the device via JTAG. The System Memory IP instantiation is used for external programming.
- Compare the read data with the expected data.

6.5. Lattice RISCV Microcontroller

- The microcontroller receives the test cases as instructions and initiates read and write transactions to the System Memory IP.
- The AXI Interconnect IP is used in the data port of the microcontroller.

6.6. System Memory IP

- The design is under test.
- External programming is not included in test scope.
- Hardware validation includes read and write access to both ports of the System Memory DUT instantiation.



6.7. Simulation the Example Design

Refer to the Lattice Propel 2025.1 SDK User Guide for more details on the Lattice Propel design environment.

- 1. Launch the Lattice Propel SDK and set your workspace directory.
- In the Lattice Propel SDK, create a new Lattice SoC Design Project by clicking File > New > Lattice SoC Design Project.
- 3. The Create SoC Project window opens.
 - In the Device Select section, specify the correct details of the device or board that you are using. In Figure 6.4,
 the device is set to LFMXO5-100T-9BBG400C since the MachXO5-NX Evaluation Board is used in the hardware
 testing.
 - In the Template Design section, choose RISC-V RX SoC Project. Click Finish.




Figure 6.3. Create SoC Project




Figure 6.4. Create SoC Project



- 4. Run the Lattice Propel Builder by clicking the icon or selecting Lattice Tools > Open Design in Lattice Propel Builder. The Propel Builder software opens and loads the design template.
- 5. In the **IP Catalog** tab, instantiate the System Memory IP. Refer to the Generating and Instantiating the IP section for more details.

See the Example Design Supported Configuration section for the corresponding parameter settings.




Figure 6.5. Instantiating System Memory IP Module

6. After generating the IP, the **Define Instance** window opens. Modify the instance name if needed, then, click **OK**.




Figure 6.6. Defining Instances

- 7. Connect the instantiated IPs to the system. Refer to Figure 6.1 for the connections used in this IP. Update other components of the system for clock and reset sources, interrupt, and bus interface.
- 8. Click the con or select **Design** > **Run Radiant** to launch the Lattice Radiant Software.
- 9. Update your constraints file accordingly and generate the programming file.
- 10. In the Lattice Propel SDK, build your SoC project to generate the system environment needed for the embedded C/C++ project. Select your SoC project, then click **Project** > **Build Project**.
- 11. Check the build result from the Console view.
- 12. Generate a new Lattice C/C++ project by clicking **File** > **New** > **Lattice C/C++ Project**. Update your **Project name**, click **Next**, and then click **Finish**.
- 13. Select your C/C++ project, then select **Project** > **Build**.
- 14. Check the build result from the **Console** view.
- 15. This environment is now ready for running your tests on the device. Refer to the MachXO5-NX Development Board User Guide (FPGA-EB-02052) for a step-by-step guide.

34



7. Designing with the IP

This section explains how to generate the IP Core using the Lattice Radiant software and run simulation and synthesis. For more details on the Lattice Radiant software, refer to the Lattice Radiant Software User Guide.

The screenshots are provided for reference only. The details may vary depending on the version of the IP or software you are using.

7.1. Generating and instantiating the IP

You can use the Lattice Radiant software to generate IP modules and integrate them into the device architecture. The steps below describe how to generate the System Memory IP in the Lattice Radiant software.

To generate the System Memory IP:

- 1. Create a new project in Lattice Radiant software or open an existing one.
- In the IP Catalog tab, double-click System Memory under IP, Processors_Controllers_and_Peripherals category.
 The Module/IP Block Wizard opens as shown in Figure 7.1. Enter values in the Component name and Create in fields, then click Next.




Figure 7.1. Module/IP Block Wizard

 In the next Module/IP Block Wizard window, customize the selected System Memory IP using the drop-down lists and checkboxes. Figure 7.2 shows an example configuration of the System Memory IP. Refer to the IP Parameter Description section for details on the configuration options.






Figure 7.2. IP Configuration

4. Click **Generate**. The **Check Generated Result** dialog box opens, displaying the design block messages and results, as shown in Figure 7.3.




Figure 7.3. Check Generated Result

5. Click **Finish**. The generated files are placed under the directory paths specified in the **Create in** and the **Component name** fields, as shown in Figure 7.1.



7.1.1. Generated Files and File Structure

The generated System Memory module package includes the closed-box (<Component name> bb.v) and instance templates (<Component name> tmpl.v/vhd) for instantiating the core in a top-level design. An example RTL top-level reference source file (<Component name>.v) is also provided, which you can use as an instantiation template for the module or as the starting template for the top-level design. Table 7.1 lists the generated files.

Table 7.1. Generated File List

Attribute	Description
<component name="">.ipx</component>	This file contains information about the files associated with the generated IP.
<component name="">.cfg</component>	This file contains the parameter values used for IP configuration.
component.xml	This contains the ipxact component information of the IP.
design.xml	This document specifies the configuration parameters of the IP in the IP-XACT 2014 format.
rtl/ <component name="">.v</component>	This file provides an example RTL top file that instantiates the module.
rtl/ <component name="">_bb.v</component>	This file provides the synthesis closed box.
misc/ <component name="">_tmpl.v misc /<component name="">_tmpl.vhd</component></component>	These files provide instance templates for the module.

7.2. Design Implementation

Completing your design involves specifying analog properties, pin assignments, and timing and physical constraints. You can add and edit the constraints using the device constraint editor or by manually creating a PDC File.

Post-Synthesis constraint files (.pdc) contain both timing and non-timing constraint .pdc source files for storing logical timing/physical constraints. Constraints added using the device constraint editor are saved to the active .pdc file which is then used as input for post-synthesis processes. Refer to the relevant sections in the Lattice Radiant Software User Guide for more information on creating or editing constraints and using the device constraint editor.

7.3. Timing Constraints

The timing constraints depend on the clock frequency. The relevant constraint files define the timing constraints for the IP. The example below shows the IP timing constraints generated for the System Memory IP.

```
create_clock -name {axi_aclk_i} -period 8 -waveform {0 4} [get_ports axi_aclk_i]
```

Figure 7.4. Timing Constraint File (.pdc) for the System Memory IP

7.4. Physical Constraints

The System Memory IP has no specific physical constraints.

7.5. Specifying the Strategy

The Lattice Radiant software provides two predefined strategies like Area and Timing. It also allows you to create customized strategies. Refer to the Strategies section of the Lattice Radiant Software User Guide for details on creating a new strategy.



7.6. Running Functional Simulation

Run the functional simulation after generating the IP.

1. Click the button on the **Toolbar** to initiate the **Simulation Wizard**, as shown in Figure 7.5.




Figure 7.5. Simulation Wizard

2. Click Next to open the Add and Reorder Source window, as shown in Figure 7.6.




Figure 7.6. Add and Reorder Source

- 3. Click **Next** to open the **Summary** window.
- 4. Click Finish to run the simulation.



The waveform in Figure 7.7 illustrates an example simulation result.




Figure 7.7. Simulation Waveform

7.6.1. Simulation Results

The simulation results show write and read transactions in the AHBL interface of the System Memory IP. The customer testbench passes when the write transaction data (expected data) matches the read data.



8. Debugging

This section lists possible issues and suggests troubleshooting steps to follow.

8.1. Debug Methods

8.1.1. Hardware Detection Failure

Follow the steps in the flow diagram below if the system does not detect the hardware.




Figure 8.1. Hardware Detection Failure Debugging Flow

8.2. Debug Tools

You can use various tools to debug System Memory IP design issues.



9. Design Considerations

9.1. Design Considerations for External Programming

- Select the appropriate clocking architecture based on the System Memory IP configuration.
- Select the appropriate user interface. For ease of use, choose the same user interface as the microcontroller.
- Connect the microcontroller's instruction port to Subordinate/Port S0. The System Memory IP prioritizes port S0 when both ports access the same address simultaneously. For faster access, connect instruction ports to port S0.

9.2. Design Considerations for Memory Storage

- Select the appropriate clocking architecture based on the System Memory IP configuration.
- Select the appropriate user interface. For ease of use, choose the same user interface as the microcontroller.
- By default, both ports access all memory addresses. If your application requires these ports to access different memory addresses, fill in the appropriate parameters in the graphic user interface when instantiating the IP.

FPGA-IPUG-02073-2.3



Appendix A. Resource Utilization

Table A.1 shows a sample resource utilization of the System Memory IP Core on LFCPNX-100-7CBG256C.

Table A.1. Resource Utilization

IP Configuration	Slices	LUTs	Registers	EBR	LRAM
AHB-Lite Data Interface, Max Address Depth, 32-bit Data Width, EBR Memory Type, 2 Port Count	66/79,872	976/79,872	74/79,872	208/208	0/7
AXI4 Data Interface, Max Address Depth, 64-bit Data Width, EBR Memory Type, 2 Port Count	1,095/79,872	1631/79,872	1128/79,872	208/208	0/7
AHB-Lite Data Interface, Max Address Depth, 32-bit Data Width, EBR Memory Type, 2 Port Count, Data Streaming True, FIFO Data Streamer	89/79,872	1090/79,872	97/79,872	208/208	0/7
AXI4 Data Interface, Max Address Depth, 32-bit Data Width, EBR Memory Type, 2 Port Count, Data Streaming True, AXI4 Streamer	1,180/79,872	1838/79,872	1214/79,872	208/208	0/7
AHB-Lite Data Interface, Max Address Depth, 32-bit Data Width, LRAM Memory Type, 2 Port Count	64/79,872	611/79,872	72/79,872	0/208	7/7
AXI4 Data Interface, Max Address Depth, 64-bit Data Width, LRAM Memory Type, 2 Port Count	707/79,872	1397/79,872	739/79,872	208/208	0/7
AHB-Lite Data Interface, Max Address Depth, 32-bit Data Width, LRAM Memory Type, 2 Port Count, Data Streaming True, FIFO Data Streamer	88/79,872	710/79,872	95/79,872	0/208	7/7
AXI4 Data Interface, Max Address Depth, 32-bit Data Width, LRAM Memory Type, 2 Port Count, Data Streaming True, AXI4 Streamer	765/79,872	1567/79,872	798/79,872	0/208	7/7



References

- System Memory Module IP Release Notes (FPGA-RN-02065)
- Lattice Radiant Timing Constraints Methodology (FPGA-AN-02059)
- Lattice Radiant Software User Guide
- iCE40 UltraPlus web page
- MachXO2 web page
- MachXO3 web page
- MachXO3D web page
- ECP5 / ECP5-5G web page
- CrossLink-NX web page
- Certus-NX web page
- CertusPro-NX web page
- Mach-NX web page
- MachXO5-NX web page
- Lattice Avant-E web page
- Lattice Avant-G web page
- Lattice Avant-X web page
- Certus-N2 web page
- Lattice Solutions IP Cores web page
- Lattice Propel Design Environment web page
- Lattice Radiant FPGA design software
- AMBA 3 AHB-Lite Protocol Specification
- AMBA AXI4 Protocol Specification
- AMBA AXI-Stream Protocol Specification
- Lattice Insights for Lattice Semiconductor training series and learning plans



Technical Support Assistance

 $Submit\ a\ technical\ support\ case\ through\ www.latticesemi.com/techsupport.$

For frequently asked questions, please refer to the Lattice Answer Database at www.latticesemi.com/Support/AnswerDatabase.



Revision History

Revision 2.3, IP v2.4.0, June 2025

Section 2.3, IP V2.4.0, June 202	Change Summary	
All	Updated the IP version from 2.3.0 to 2.4.0.	
All	Minor editorial fixes.	
	Reworked section contents.	
	Added the following subsection:	
	Overview of the IP	
Introduction	Quick Facts	
Introduction	IP Support Summary	
	Licensing and Ordering Information	
	Hardware Support	
	Minimum Device Requirements	
	Reworked section contents.	
	Added the following subsection:	
	IP Architecture Overview	
	Clocking	
	• Reset	
	User Interfaces	
Functional Description	Memory Implementation	
	Arbitration	
	Removed the following subsection:	
	Block Diagram – replaced by IP Architecture Overview	
	Functional Overview – replaced by User Interface	
	Attribute Summary	
	Signal Description	
IP Parameter Description	Added this section.	
Signal Description	Added this section.	
Register Description	Added this section.	
Example Design	Added this section.	
Designing with the IP	Added this section.	
Debugging	Added this section.	
Design Considerations	Added this section.	
Appendix A. Resource Utilization	Reworked section contents.	
References	Updated section contents.	
	•	

Revision 2.2, IP v2.3.0, December 2024

Section	Change Summary	
All	Minor editorial fixes.	
Abbreviations in This Document	Replaced Acronyms with Abbreviations.	
Introduction	Added Certus-N2 in Table 1.1. FPGA Software for IP Configuration, Generation, and Implementation.	
Appendix A. Resource Utilization	Updated the Clock Fmax, Registers, and LUTs values in Table A.1. Resource Utilization Using LFCPNX-100-9LFG672C.	
	Updated the Clock Fmax, Registers, and LUTs values in Table A.2. Resource Utilization Using LAV-AT-E70-2LFG1156C.	
References	Added System Memory Module IP Release Notes (FPGA-RN-02065) in this section.	

FPGA-IPUG-02073-2.3



Revision 2.1, January 2024

Section	Change Summary	
All	Updated the document title to System Memory Module.	
Disclaimers	Updated this section.	
Functional Description	 In Table 2.6. System Memory Attribute Summary: added the Enable Port SO Read Pipeline attribute under Port SO Settings; added the Enable Port S1 Read Pipeline attribute under Port S1 Read Pipeline; added the following table note for newly added attributes: Available only when Interface=AHBL, Memory Type=LRAM, and output register enabled. 	
Resource Utilization	 Updated the resource utilization of LFCPNX-100-9LFG672C in Table A.1. Resource Utilization Using LFCPNX-100-9LFG672C; Updated the resource utilization of LAV-AT-E70-2LFG1156C in Table A.1. Resource Utilization Using LFCPNX-100-9LFG672C; 	
References	Newly added the link to Lattice Insights for Lattice Semiconductor training series and learning plans.	

Revision 2.0. June 2023

Change Summary Minor adjustments in formatting across the document.		
 Updated Table 1.1. FPGA Software for IP Configuration, Generation, and Implementation to add support for Avant. Updated the following in Features section: Added bullet point for AMBA AXI4 protocol. Updated single or dual port memory bullet point to add AXI4 interface. Updated 32-bit data bullet point to add 8 and 16-bit values. 		
 Updated overall diagram of Figure 2.1. Generic System Memory Block Diagram. Updated AHB-L bus information in AHB-Lite Interface. Added AXI4 Interface and AXI4-Stream Interface sections. Updated the following in Table 2.1. System Core Memory Implementation: Added Avant and AXI4 Configuration Used columns. Updated values and changed column name from Configuration Used to AHB-Lite Configuration Used. Changed LIFCL, LFD2NX column name to LIFCL, LFCPNX, LFD2NX. Changed memory type from ram_dp to EBR. Added LRAM table note and removed Byte enable note. Updated Table 2.2. Features Supported per Memory Block to change RISC-V device row to Unaligned Read Access, EBR value to Yes, and table note to Unaligned Read Access cannot be used in conjunction with Byte-enable. Updated Table 2.3. ECC Implementation per Memory Block to change ram_dp memory type to EBR, add LFCPNX in ECC Implementation column, and add table notes for ECC function. Updated Table 2.4. Allowable Combination of Features for System Memory when INTERFACE = AHBL to add when INTERFACE = AHBL in table name, add AHBL information in table note, and remove Unaligned read access information in table note. Updated overall content of Table 2.6. System Memory Attribute Summary to add and change Attribute, Values, Default, and Description columns, as well as the table notes. Updated the following in Table 2.7. System Memory Ports: Applied inclusive language. Added axi_aclk_i and axi_resetn_i row. 		

FPGA-IPUG-02073-2.3 46



Section	Change Summary	
	 Added AXI4 Subordinate Interface for Port 0 and AXI4 Subordinate Interface for Port 1 groups and values. Added ECC Outputs for Port 0 and ECC Outputs for Port 1 groups and values. Added fifo_full_o in FIFO Interface group. Added AXI4 Stream Interface group and values. Added table notes for Data Streamer and ECC Enable. Changed System Memory Timing Information section name to Timing Information for AHB-Lite Interface. Added Timing Information for AXI4 Interface and Timing Diagrams for AXI4 Interface sections. 	
Appendix A. Resource Utilization	Added this section.	
References	Added reference links for AMBA AXI4, AMBA AXI, CertusPro-NX, and Avant and updated webpage listing structure.	
Technical Support Assistance	Added reference to the Lattice Answer Database on the Lattice website.	

Revision 1.3, April 2022

Section	Change Summary
Introduction	Updated Table 1.1. FPGA Software for IP Configuration, Generation, and Implementation to add support for CertusPro-NX.
Functional Description	 Updated FIFO Interface content to add information that this only supports LIFCL, LFCPNX, and LFD2NX devices. Updated Memory Implementation content to add LFCPNX. Updated ADDR_DEPTH value and description, and removed reference to previous table note 1 in Table 2.6. System Memory Attribute Summary.
References	Updated content to add web page reference for CertusPro-NX and corrected web page link for Certus-NX.

Revision 1.2, May 2021

Section	Change Summary
Introduction	Updated Table 1.1 to add MachXO2 and MachXO3 as supported FPGA family.
References	Updated content to add reference for MachXO2 and MachXO3.

Revision 1.1, November 2020

Section	Change Summary		
All	Added CrossLink-NX, Certus-NX, and FIFO interface support across the document.		
Introduction	Added Table 1.1.		
	Updated content in Features to change memory support to 1 Mb.		
Functional Description	Added FIFO Interface and Memory Implementation section.		
	• Updated Table 2.1, Table 2.2, Table 2.3, Table 2.4, Table 2.5, and Table 2.6.		
	Added Figure 2.9.		
References	Updated content to remove reference links for Lattice Propel and Lattice Diamond user		
	guide; and to add reference links for Mach-NX, CrossLink-NX and Certus-NX web page.		

Revision 1.0, May 2020

Section	Change Summary
All	Initial release

FPGA-IPUG-02073-2.3



www.latticesemi.com