



Memory Usage Guide for MachXO3D Devices

Technical Note

FPGA-TN-02066-1.0

March 2020

Disclaimers

Lattice makes no warranty, representation, or guarantee regarding the accuracy of information contained in this document or the suitability of its products for any particular purpose. All information herein is provided AS IS and with all faults, and all risk associated with such information is entirely with Buyer. Buyer shall not rely on any data and performance specifications or parameters provided herein. Products sold by Lattice have been subject to limited testing and it is the Buyer's responsibility to independently determine the suitability of any products and to test and verify the same. No Lattice products should be used in conjunction with mission- or safety-critical or any other application in which the failure of Lattice's product could create a situation where personal injury, death, severe property or environmental damage may occur. The information provided in this document is proprietary to Lattice Semiconductor, and Lattice reserves the right to make any changes to the information in this document or to any products at any time without notice.

Contents

Acronyms in This Document	6
1. Introduction	7
2. Memories in MachXO3D Devices	8
3. Utilizing IPexpress.....	9
3.1. IPexpress Flow.....	9
3.2. Byte Order with Different Port Widths	13
3.3. ECC in Memory Modules.....	13
3.4. IP Regeneration/Modification.....	13
3.5. Utilizing PMI	14
3.6. Memory Module Inference	15
4. IPexpress Memory Modules	16
4.1. Single Port RAM (RAM_DQ) – EBR Based.....	16
4.2. Dual Port RAM (RAM_DP_TRUE) – EBR Based	19
4.3. Pseudo Dual Port RAM (RAM_DP) – EBR Based.....	26
4.4. Read Only Memory (ROM) – EBR Based	29
4.5. First In First Out (FIFO_DC) – EBR Based	30
4.5.1. FIFO_DC Flags	31
4.5.2. FIFO_DC Dual and Dynamic Threshold Options.....	32
4.5.3. FIFO_DC Operation	32
4.6. Distributed Single Port RAM (Distributed_SPRAM) – PFU Based.....	34
4.7. Distributed Dual Port RAM (Distributed_DPRAM) – PFU Based	36
4.8. Distributed ROM (Distributed_ROM) – PFU-Based.....	38
4.9. RAM-Based Shift Register	39
5. MachXO3D Primitives.....	41
5.1. Single Port RAM (SP8KC) – EBR Based	41
5.2. True Dual Port RAM (DP8KC) – EBR-Based	42
5.3. Pseudo Dual Port RAM (PDPW8KC) – EBR-Based	44
5.4. Dual-Clock FIFO (FIFO8KB) - EBR Based	46
5.4.1. FIFO_DC Flags	47
5.5. Distributed SPRAM (SPR16X4C) – PFU Based	48
5.6. Distributed DPRAM (DPR16X4C) – PFU Based	49
5.7. Distributed ROM (ROMnnnX1A) – PFU Based	49
6. Initializing Memory.....	51
6.1. Initialization File Format.....	51
6.1.1. Binary File	51
6.1.2. Hex File	52
6.1.3. Addressed Hex	52
Appendix A. Attribute Definitions.....	53
A.1. DATA_WIDTH	53
A.2. REGMODE	53
A.3. RESETMODE	53
A.4. CSDECODE	53
A.5. WRITEMODE.....	53
A.6. GSR	54
A.7. ASYNC_RESET_RELEASE	54
A.8. INIT_DATA	54
Appendix B. Setting FIFO_DC Pointer Attributes.....	55
References.....	57
Technical Support Assistance	58
Revision History.....	59

Figures

Figure 2.1. Top View of the MachXO3D Device	8
Figure 3.1. IPexpress – Main Window	9
Figure 3.2. Example Generating Pseudo Dual Port RAM (RAM_DP) Using IPexpress	10
Figure 3.3. Example Generating Pseudo Dual Port RAM (RAM_DP) Module Customization (MachXO3D).....	11
Figure 3.4. Asynchronous Reset with Synchronous Release	12
Figure 3.5. Example Regenerating/Modifying IP	14
Figure 4.1. Single Port Memory Module Generated by IPexpress.....	16
Figure 4.2. Single Port RAM Timing Waveform – NORMAL Mode, Without Output Registers	17
Figure 4.3. Single Port RAM Timing Waveform – NORMAL Mode, With Output Registers.....	17
Figure 4.4. Single Port RAM Timing Waveform – READ BEFORE WRITE Mode, Without Output Registers	18
Figure 4.5. Single Port RAM Timing Waveform – READ BEFORE WRITE Mode, With Output Registers.....	18
Figure 4.6. Single Port RAM Timing Waveform – WRITE THROUGH Mode, Without Output Registers	19
Figure 4.7. Single Port RAM Timing Waveform – WRITE THROUGH Mode, With Output Registers	19
Figure 4.8. True Dual Port Memory Module Generated by IPexpress.....	20
Figure 4.9. True Dual Port RAM Timing Waveform – NORMAL Mode, without Output Registers	21
Figure 4.10. True Dual Port RAM Timing Waveform – NORMAL Mode with Output Registers	22
Figure 4.11. True Dual Port RAM Timing Waveform – READ BEFORE WRITE Mode, without Output Registers	23
Figure 4.12. True Dual Port RAM Timing Waveform – READ BEFORE WRITE Mode, with Output Registers	24
Figure 4.13. True Dual Port RAM Timing Waveform – WRITE THROUGH Mode, without Output Registers	25
Figure 4.14. True Dual Port RAM Timing Waveform – WRITE THROUGH Mode, with Output Registers	26
Figure 4.15. Pseudo Dual Port Memory Module Generated by IPexpress	27
Figure 4.16. Pseudo-Dual Port RAM Timing Diagram – Without Output Registers	28
Figure 4.17. Pseudo-Dual Port RAM Timing Diagram – With Output Registers	28
Figure 4.18. ROM – Read Only Memory Module Generated by IPexpress.....	29
Figure 4.19. ROM Timing Waveform – Without Output Registers	30
Figure 4.20. ROM Timing Waveform – With Output Registers.....	30
Figure 4.21. FIFO Module Generated by IPexpress	30
Figure 4.22. FIFO_DC Without Output Registers (Non-Pipelined).....	33
Figure 4.23. FIFO_DC With Output Registers (Pipelined)	33
Figure 4.24. Distributed Single Port RAM Module Generated by IPexpress.....	34
Figure 4.25. PFU-Based Distributed Single Port RAM Timing Waveform – Without Output Registers	35
Figure 4.26. PFU- Based Distributed Single Port RAM Timing Waveform – With Output Registers.....	35
Figure 4.27. Distributed Dual Port RAM Module Generated by IPexpress.....	36
Figure 4.28. PFU-Based Distributed Dual Port RAM Timing Waveform – Without Output Registers	37
Figure 4.29. PFU-Based Distributed Dual Port RAM Timing Waveform – With Output Registers.....	37
Figure 4.30. Distributed ROM Generated by IPexpress	38
Figure 4.31. PFU-Based ROM Timing Waveform – Without Output Registers	38
Figure 4.32. PFU-Based ROM Timing Waveform – With Output Registers	39
Figure 4.33. RAM-Based Shift Register Generated by IPexpress	39
Figure 4.34. RAM-Based Shift Register Timing Waveform – Without Output Registers (Shift = 2)	40
Figure 4.35. RAM-Based Shift Register Timing Waveform – With Output Registers (Shift = 2)	40
Figure 5.1. Single Port RAM (SP8KC)	41
Figure 5.2. True Dual-Port RAM (DP8KC)	42
Figure 5.3. Pseudo Dual-Port RAM (PDPW8KC)	44
Figure 5.4. FIFO_DC Primitive (FIFO8KB)	46
Figure 5.5. Distributed_SPRAM Primitive (SPR16X4C).....	48
Figure 5.6. Distributed DPRAM Primitive (DPR16X4C)	49
Figure 5.7. Distributed_ROM Primitive (ROM16X1A)	49
Figure 5.8. Distributed_ROM Primitive (ROM32X1A)	49
Figure 5.9. Distributed_ROM Primitive (ROM64X1A)	50
Figure 5.10. Distributed_ROM Primitive (ROM128X1A)	50
Figure 5.11. Distributed_ROM Primitive (ROM256X1A)	50

Tables

Table 4.1. EBR-Based Single Port Memory Port Definitions	16
Table 4.2. EBR-Based True Dual Port Memory Port Definitions	20
Table 4.3. EBR-Based Pseudo-Dual Port Memory Port Definitions	27
Table 4.4. EBR-Based ROM Port Definitions	29
Table 4.5. EBR-Based FIFO_DC Memory Port Definitions.....	31
Table 4.6. FIFO_DC Flag Settings	31
Table 4.7. EBR-Based FIFO_DC Optional Dynamic Threshold Port Definitions.....	32
Table 4.8. PFU-Based Distributed Single Port RAM Port Definitions	34
Table 4.9. PFU-Based Distributed Dual Port RAM Port Definitions	36
Table 4.10. PFU-Based Distributed ROM Port Definitions	38
Table 4.11. RAM-Based Shift Register Port Definitions	39
Table 5.1. EBR-Based Single Port Memory Port Definitions	41
Table 5.2. Single Port Memory Sizes for 9K Memories in MachXO3D.....	41
Table 5.3. Single Port RAM Attributes for MachXO3D (SP8KC)	42
Table 5.4. EBR-Based True Dual Port Memory Port Definitions	43
Table 5.5. Dual Port Memory Sizes for 9K Memory in MachXO3D.....	43
Table 5.6. Dual Port RAM Attributes for MachXO3D (DP8KC).....	43
Table 5.7. EBR-Based Pseudo-Dual Port Memory Port Definitions	44
Table 5.8. Pseudo-Dual Port Memory Sizes for 9K Memory in MachXO3D	45
Table 5.9. Pseudo-Dual Port RAM Attributes for MachXO3D (PDPW8KC)	45
Table 5.10. EBR-Based FIFO_DC Memory Port Definitions.....	46
Table 5.11. MachXO3D FIFO_DC Data Widths Sizes.....	47
Table 5.12. FIFO_DC Attributes for MachXO3D (FIFO8KB)	47
Table 5.13. FIFO_DC Flag Settings	48
Table 5.14. PFU based Distributed Single Port RAM Port Definitions	48
Table 5.15. PFU-based Distributed Dual-Port RAM Port Definitions.....	49
Table 5.16. PFU-Based Distributed ROM Port Definitions	50
Table B.1. Pointer Attribute Setting Equations.....	55
Table B.2. Port Width Values	55

Acronyms in This Document

A list of acronyms used in this document.

Acronym	Definition
EBR	Embedded Block RAM
FIFO	First In First Out
JTAG	Joint Test Action Group
LUT	Look Up Table
NVCM	Non-Volatile Configuration Memory
PFU	Programmable Function Unit
PIC	Programmable I/O Cell
PMI	Parameterizable Module Instantiation
PROM	Programmable Read Only Memory
RAM	Random Access Memory
ROM	Read Only Memory
SPI	Serial Peripheral Interface
UFM	User Flash Memory

1. Introduction

This technical note discusses the memory usage for the Lattice MachXO3D™ PLD family. It is intended to be used by design engineers as a guide in integrating the EBR and PFU based memories for these devices in Diamond®.

The architecture of these devices provides resources for memory intensive applications. The sysMEM™ Embedded Block RAM (EBR) complements the distributed PFU-based memory. Single-Port RAM, Dual-Port RAM, Pseudo Dual-Port RAM, FIFO, and ROM memories can be constructed using the EBR. LUTs and PFU can implement Distributed Single-Port RAM, Dual-Port RAM, and ROM.

The capabilities of the EBR Block RAM and PFU RAM are referred to as primitives and are described later in this document. You can utilize the memory primitives in two ways:

- Via IPexpress™ – The IPexpress user interface allows you to specify the memory type and size that is required. IPexpress takes this specification and constructs a netlist to implement the desired memory by using one or more of the memory primitives.
- Via the Parameterizable Module Instantiation (PMI) – PMI allows experienced users to skip the graphical interface and utilize the configurable memory modules on the fly from the Diamond® Project Navigator. The parameters and the control signals needed either in Verilog or VHDL can be set. The top-level design has the parameters defined and signals declared so the interface can automatically generate the black box during synthesis.

In addition to familiar Block RAM and PFU RAM primitives, MachXO3D devices provide a new User Flash Memory (UFM) block, which can be used for a variety of applications including storing a portion of the configuration image, storing and initializing EBR data, storing PROM data or as a general purpose non-volatile user Flash memory. The UFM block connects to the device core through the embedded function block WISHBONE interface. You can also access the UFM block through the JTAG, I²C, and SPI interfaces of the device. The UFM block offers the following features:

- Non-volatile storage up to 256 kB
- Byte addressable for read access. Write access is performed in 128-byte pages.
- Program, erase, and busy signals
- Auto-increment addressing
- WISHBONE interface
- External access is provided through JTAG, I²C, and SPI interfaces

For more information on the UFM, refer to [MachXO3D Embedded Security Block \(FPGA-TN-02091\)](#).

The remainder of this document discusses these approaches, utilizing IPexpress, PMI inference, memory modules, and memory primitives.

2. Memories in MachXO3D Devices

All MachXO3D devices contain an array of logic blocks called PFUs surrounded by Programmable I/O Cells (PICs), as shown in [Figure 2.1](#).




Figure 2.1. Top View of the MachXO3D Device

The PFU contains the building blocks for logic and Distributed RAM and ROM. Some PFUs provide the logic building blocks without the distributed RAM. This document describes the memory usage and implementation for both Embedded Memory Blocks (EBRs) and Distributed RAM of the PFU. Refer to the [MachXO3D Device Family Data Sheet \(FPGA-DS-02026\)](#) for details on the hardware implementation of the EBR and Distributed RAM.

3. Utilizing IPexpress

You can utilize IPexpress to easily specify a variety of memories in their designs. These modules are constructed using one or more memory primitives along with general purpose routing and LUTs as required. The available primitives are:

- Single Port RAM (RAM_DQ) – EBR based
- Dual Port RAM (RAM_DP_TRUE) – EBR based
- Pseudo Dual Port RAM (RAM_DP) – EBR based
- Read Only Memory (ROM) – EBR based
- First In First Out Memory (FIFO_DC) – EBR based
- Distributed Single Port RAM (Distributed_SPRAM) – PFU based
- Distributed Dual Port RAM (Distributed_DPRAM) – PFU based
- Distributed ROM (Distributed_ROM) – PFU based
- RAM-based Shift Register - PFU based

3.1. IPexpress Flow

For generating any of these memories, create (or open) a project for the MachXO3D devices.

From the Project Navigator, select Tools > IPexpress. Alternatively, you can also click on the IPexpress button in the toolbar when MachXO3D devices are targeted in the project.

This opens the IPexpress window as shown in [Figure 3.1](#).




Figure 3.1. IPexpress – Main Window

The left pane of this window has the Module Tree. The EBR-based Memory Modules are under the EBR_Components and the PFU-based Distributed Memory Modules are under Distributed_RAM as shown in [Figure 3.1](#).

As an example, generate an EBR-based Pseudo Dual Port RAM of size 512 × 16. Select RAM_DP under the EBR_Components. The right pane changes as shown in [Figure 3.2](#).




Figure 3.2. Example Generating Pseudo Dual Port RAM (RAM_DP) Using IPexpress

In the right pane, options like the Macro Type and Module_Name are device dependent and selected-module dependent. These cannot be changed in IPexpress.

You can change the directory where the generated modules are placed by clicking the Browse button in the Project Path.

The File Name text box allows you to specify an entity name for the module they are about to generate. You must provide this entity name.

Design entry, Verilog or VHDL, by default, is the same as the project type. If the project is a VHDL project, the selected design entry option is *VHDL* and *Verilog-HDL* if the project type is Verilog-HDL. Schematic support may also be selected with either HDL type.

When launched within the Project Navigator, the Device Family and Part Name pull-down menus are filled in by default and cannot be changed. However, when IPexpress is launched as a stand-alone application, these menus allow you to select different devices within a device family, for example, MachXO3D.

When finished, click the Customize button.

This opens another window where you can customize the RAM ([Figure 3.3](#)).




Figure 3.3. Example Generating Pseudo Dual Port RAM (RAM_DP) Module Customization (MachXO3D)

The left side of this window shows the block diagram of the module. The right side includes the Configuration tab where you can choose options to customize the RAM_DP, such as specify the address port sizes and data widths.

You can specify the address depth and data width for the Read Port and the Write Port in the text boxes provided.

In this example, we are generating a Pseudo Dual Port RAM of size 512 × 16. You can also create RAMs of different port widths for Pseudo Dual Port and True Dual Port RAMs.

The Input Data and the Address Control is always registered, as the hardware only supports the clocked write operation for the EBR-based RAMs. The check box Enable Output Register inserts the output registers in the Read Data Port, as the output registers are optional for EBR-based RAMs.

Clock Enable control is always provided for Input Data and Address signals. When Output Registers are enabled, separate Output Clock Enables can be selected.

You can specify the use of Byte Enables. Byte Enables can be used to mask the input data so that only specific bytes of memory are overwritten. The unwritten bytes retain the previously written data.

You can specify the Reset Mode of the memory for both assertion and release. For the synchronous reset, the clock should be there and reset signal should satisfy setup/hold time requirements for both asserting and deasserting edges. The write function is automatically disabled during a synchronous reset because the CS registers are reset, but the write function is not disabled during an asynchronous reset operation.

The asynchronous reset can be programmed to be deasserted synchronously. As shown in [Figure 3.4](#), when deasserted synchronously, the first clock edge after reset releases the internal reset to all registers that have asynchronous reset, such as the data output registers, the FIFO counters and the FIFO flag registers.




Figure 3.4. Asynchronous Reset with Synchronous Release

Memory may be initialized at configuration to all 1s or all 0s. To maximize the number of NVCM/Flash bits, initialize the EBRs to an all 0's pattern. Initializing to an all 0's pattern does not use up NVCM/UFM bits. You can also initialize their memory with the contents specified in the Memory File. It is optional to provide this file for RAM; however for ROM, the Memory File is required. These files can be of Binary, Hex or Addressed Hex format. The details of these formats are discussed in the [Initializing Memory](#) section of this document.

Traditionally, the initialization Memory File is static and is stored in the device configuration bitstream. Alternatively, the MachXO3D architecture allows the memory initialization data to be stored in UFM where you can access and/or dynamically modify it. To enable this feature, select Allow Update of initialization file stored in UFM. For details of this feature, refer to [MachXO3D Embedded Security Block \(FPGA-TN-02091\)](#).

Click the Generate button to generate the module they have customized. A VHDL or Verilog netlist is then generated and placed in the specified location. You can incorporate this netlist in their designs. In addition, an instantiation template file (*.tmpl.v or .vhd), a Lattice Parameter file (*.lpc), a testbench template file (tb_*.tmpl.v or .vhd), and two log files (*.generate.log, *.srp) are generated. Finally, a schematic symbol file (*.sym) is created if Design Entry type is Schematic/VHDL or Schematic/Verilog.

Once the module is generated, you can either instantiate the *.lpc or the Verilog-HDL/ VHDL file in top-level module of their design.

3.2. Byte Order with Different Port Widths

When instantiating memories that have different port widths, the following examples show the byte order as it relates to endian of the memory input and output.

Example 1: 8-bit Write, 32-bit Read

Big Endian Write Order – Byte[31:24], Byte[23:16], Byte[15:8], Byte[7:0]

Big Endian Read Order – Word[31:0]

Little Endian Write Order – Byte[0:7], Byte[8:15], Byte[16:23], Byte[24:31]

Little Endian Read Order – Word[0:31]

Example 2: 32-bit Write, 8-bit Read

Big Endian Write Order – Word[31:0]

Big Endian Read Order – Byte[31:24], Byte[23:16], Byte[15:8], Byte[7:0]

Little Endian Write Order – Word[0:31]

Little Endian Read Order – Byte[0:7], Byte[8:15], Byte[16:23], Byte[24:31]

3.3. ECC in Memory Modules

IPexpress allows you to implement Error Check Codes in the EBR-based memory modules. There is a checkbox to enable ECC in the configuration tab for the module.

If you choose to use ECC, you have a 2-bit error signal and the error codes are as below:

- Error[1:0] = “00” – Indicates there is no error.
- Error[1:0] = “01” – Indicates there was a 1-bit error which was fixed.
- Error[1:0] = “10” – Indicates there was a 2-bit error which cannot be corrected.
- Error[1:0] = “11” – Not used.

3.4. IP Regeneration/Modification

Sometimes it is useful to regenerate or modify a previously generated module. By regenerating a customized module or IP, you can modify any of its settings including device type, design entry method, and any of the options specific to the module. You can also update older modules or IP to the latest version. From the IPexpress main window, click the Regenerate button.

In the Select a Parameter File dialog box, choose the Lattice Parameter Configuration (.lpc) file of the module or IP you wish to regenerate, and click Open. This opens a dialog box as shown in [Figure 3.5](#).




Figure 3.5. Example Regenerating/Modifying IP

The Select Target Core Version, Design Entry, and Device dialog box shows the current settings for the module or IP in the Source Value box. Make your new settings in the Target Value box.

If you want to generate a new set of files in a new location, set the location in the LPC Target File box. The base of the .lpc file name is the base of all the new file names. The LPC Target File must end with a .lpc extension.

Click Next, and proceed with module customization as before.

The various memory modules, both EBR and Distributed, are discussed in detail in the following sections.

3.5. Utilizing PMI

Parameterizable Module Instantiation (PMI) allows you to skip the graphical interface and utilize the configurable memory modules on-the-fly from the Diamond Project Navigator.

The necessary parameters and control signals can be set in either Verilog or VHDL. The top-level design includes the defined memory parameters and declared signals. The interface can then automatically generate the black box during synthesis and Diamond can generate the netlist on-the-fly. Lattice memories are the same as industry standard memories, so you can get the parameters for each module from any memory-related guide, which is available through the on-line help system.

PMI modules are instantiated the same way other modules are in your HDL. The process is similar to the process for IPexpress with the addition of setting parameters to customize the module. The Diamond software provides a template for the Verilog or VHDL instantiation command that specifies the customized module's ports and parameters.

Refer to the Diamond online help Instantiating a PMI Module section for further information.

3.6. Memory Module Inference

Finally, memories may be instantiated within Verilog or VHDL modules through inference. The HDL constructs for memory inferencing is synthesis vendor dependent. Refer to the documentation provided by the synthesis engine vendor for correct inference constructs and attribute settings.

4. IPexpress Memory Modules

4.1. Single Port RAM (RAM_DQ) – EBR Based

The EBR blocks in the MachXO3D devices can be configured as Single Port RAM (RAM_DQ). IPexpress allows you to generate the Verilog-HDL or VHDL netlist for the memory size, as per design requirements.

IPexpress generates the memory module as shown in Figure 4.1.




Figure 4.1. Single Port Memory Module Generated by IPexpress

Since the device has a number of EBR blocks, the generated module makes use of these EBR blocks, or primitives, and cascades them to create the memory sizes you specified in the IPexpress user interface. For memory sizes smaller than an EBR block, the module can be created in one EBR block. For memory sizes larger than one EBR block, multiple EBR blocks can be cascaded in depth or width that is required to create these sizes.

In Single Port RAM mode, the input data and address for the ports are registered at the input of the memory array. The output data of the memory is optionally registered at the output.

The various ports and their definitions for the Single Port Memory are listed in Table 4.1.

Table 4.1. EBR-Based Single Port Memory Port Definitions

Port Name in the Generated Module	Description	Active State
Clock	Clock	Rising Clock Edge
ClockEn ²	Clock Enable	Active High
OClockEn ^{1,3}	Output Clock Enable	Active High
Reset ⁴	Reset	Active High
ByteEn ^{1,5}	Byte Enable	Active High
WE	Write Enable	Active High
Address	Address Bus	—
Data	Data In	—
Q	Data Out	—
ERROR ¹	Error Check Code	Active High

Notes:

1. Denotes optional port.
2. ClockEn is used as clock enable for all the input registers.
3. OClockEn can be used as clock enable for the optional output registers. This allows the full pipeline of data to be output, including the last word.

- The Single Port RAM (RAM_DQ) can be configured in NORMAL, READ BEFORE WRITE, or WRITE THROUGH modes. Each of these modes affects what data comes out of the port Q of the memory during the write operation followed by the read operation at the same memory location.

Figure 4.2 through Figure 4.7 show the internal timing waveforms for the Single Port RAM (RAM_DQ).






Figure 4.4. Single Port RAM Timing Waveform – READ BEFORE WRITE Mode, Without Output Registers




Figure 4.5. Single Port RAM Timing Waveform – READ BEFORE WRITE Mode, With Output Registers




Figure 4.6. Single Port RAM Timing Waveform – WRITE THROUGH Mode, Without Output Registers




Figure 4.7. Single Port RAM Timing Waveform – WRITE THROUGH Mode, With Output Registers

4.2. Dual Port RAM (RAM_DP_TRUE) – EBR Based

The EBR blocks in MachXO3D devices can be configured as True-Dual Port RAM (RAM_DP_TRUE). IPexpress allows you to generate the Verilog-HDL or VHDL netlists for various memory sizes depending on design requirements.

IPexpress generates the memory module as shown in [Figure 4.8](#).




Figure 4.8. True Dual Port Memory Module Generated by IPexpress

Since the device has a number of EBR blocks, the generated module makes use of these EBR blocks, or primitives, and cascades them to create the memory sizes you specified in the IPexpress user interface. For memory sizes smaller than an EBR block, the module can be created in one EBR block. For memory sizes larger than one EBR block, multiple EBR blocks can be cascaded in depth or width that is required to create these sizes.

In True Dual Port RAM mode, the input data and address for the ports are registered at the input of the memory array. The output data of the memory is optionally registered at the output.

The various ports and their definitions for True Dual Port Memory are in [Table 4.2](#).

Table 4.2. EBR-Based True Dual Port Memory Port Definitions

Port Name in the Generated Module	Description	Active State
DataInA, DataInB	Input Data port A and port B	—
AddressA, AddressB	Address Bus port A and port B	—
ClockA, ClockB	Clock for Port A and port B	Rising Clock Edge
ClockEnA, ClockEnB ²	Clock Enables for Port CLKA and CLKB	Active High
OClockEnA ¹ , OClockEnB ^{1,3}	Output Clock Enables for PortA and PortB	Active High
WrA, WrB	Write enable port A and port B	Active High
ResetA, ResetB ⁴	Reset for PortA and PortB	Active High
QA, QB	Output Data port A and port B	—
ByteEnA ¹ , ByteEnB ^{1,5}	Byte Enable port A and port B	Active High
ERRORA ¹ , ERRORB ¹	Error Check Code	Active High

Notes:

1. Denotes optional port.
2. ClockEnA/B are used as clock enable for all the input registers.
3. OClockEnA/B can be used as clock enable for the optional output registers. This allows the full pipeline of data to be output, including the last word.
4. Reset resets only the optional output registers of the RAM. It does not reset the input registers or the contents of memory.
5. ByteEnA/B can be used to mask the input data so that only specific bytes of memory are overwritten.

The True Dual Port RAM (RAM_DP_TRUE) can be configured as NORMAL, READ BEFORE WRITE, or WRITE THROUGH modes. Each of these modes affects what data comes out of the port Q of the memory during the write operation followed by the read operation at the same memory location.


IPexpress implements the MachXO3D True Dual Port RAM (RAM_DP_TRUE) using the DP8KC primitive.

[illegible]

Figure 4.9. True Dual Port RAM Timing Waveform – NORMAL Mode, without Output Registers










Figure 4.13. True Dual Port RAM Timing Waveform – WRITE THROUGH Mode, without Output Registers




Figure 4.14. True Dual Port RAM Timing Waveform – WRITE THROUGH Mode, with Output Registers

4.3. Pseudo Dual Port RAM (RAM_DP) – EBR Based

The EBR blocks in the MachXO3D devices can be configured as Pseudo-Dual Port RAM (RAM_DP). IPexpress allows you to generate the Verilog-HDL or VHDL netlists for various memory sizes depending on design requirements.

IPexpress generates the memory module as shown in [Figure 4.15](#).




Figure 4.15. Pseudo Dual Port Memory Module Generated by IPexpress

Since the device has a number of EBR blocks, the generated module makes use of these EBR blocks, or primitives, and cascades them to create the memory sizes you specified in the IPexpress user interface. For memory sizes smaller than an EBR block, the module can be created in one EBR block. For memory sizes larger than one EBR block, multiple EBR blocks can be cascaded in depth or width that is required to create these sizes.

In Pseudo Dual Port RAM mode, the input data and address for the ports are registered at the input of the memory array. The output data of the memory is optionally registered at the output.

The various ports and their definitions for the Pseudo Dual Port Memory are listed in [Table 4.3](#).

Table 4.3. EBR-Based Pseudo-Dual Port Memory Port Definitions

Port Name in the Generated Module	Description	Active State
WrAddress	Write Address	—
RdAddress	Read Address	—
Data	Write Data	—
ByteEn ^{1,2}	Byte Enable	Active High
WE	Write Enable	Active High
RdClock	Read Clock	Rising Edge
RdClockEn ³	Read Clock Enable	Active High
ORdClockEn ^{1,4}	Read Output Clock Enable	Active High
Reset ⁵	Reset	Active High
WrClock	Write Clock	Rising Edge
WrClockEn ³	Write Clock Enable	Active High
Q	Read Data	—
ERROR ¹	Error Check Code	Active High

Notes:

1. Denotes optional port.
2. ByteEn can be used to mask the input data so that only specific bytes of memory are overwritten.
3. RdClockEn/WrClockEn are used as clock enable for all the input registers.
4. ORdClockEn can be used as clock enable for the optional output registers. This allows the full pipeline of data to be output, including the last word.
5. Reset resets only the optional output registers of the RAM. It does not reset the input registers or the contents of memory.

IPexpress implements the MachXO3D Pseudo Dual Port RAM (RAM_DP) using the PDPW8KC primitive, or the DP8KC primitive in narrow data port, 9 bits or less, configurations.

[Figure 4.16](#) and [Figure 4.17](#) show the internal timing waveforms for the Pseudo Dual Port RAM (RAM_DP).



4.4. Read Only Memory (ROM) – EBR Based

The EBR blocks in the MachXO3D devices can be configured as Read Only Memory (ROM). IPexpress allows you to generate the Verilog-HDL or VHDL netlist for various memory sizes depending on design requirements. You are required to provide the ROM memory content in the form of an initialization file.

IPexpress generates the memory module as shown in [Figure 4.18](#).




Figure 4.18. ROM – Read Only Memory Module Generated by IPexpress

Since the device has a number of EBR blocks, the generated module makes use of these EBR blocks, or primitives, and cascades them to create the memory sizes you specified in the IPexpress user interface. For memory sizes smaller than an EBR block, the module can be created in one EBR block. For memory sizes larger than one EBR block, multiple EBR blocks can be cascaded in depth or width that is required to create these sizes.

The various ports and their definitions for the ROM are listed in [Table 4.4](#).

Table 4.4. EBR-Based ROM Port Definitions

Port Name in the Generated Module	Description	Active State
Address	Read Address	—
OutClock	Clock	Rising Clock Edge
OutClockEn ²	Clock Enable	Active High
Reset ³	Reset	Active High
Q	Read Data	—
ERROR ¹	Error Check Code	Active High

Notes:

1. Denotes optional port.
2. OutClockEn can be used as clock enable for the optional output registers.
3. Reset resets only the optional output registers of the ROM. It does not reset the contents of the memory.

While generating the ROM using IPexpress, you must provide the initialization file to pre-initialize the contents of the ROM. These files are the *.mem files and they can be of Binary, Hex, or the Addressed Hex formats. The initialization files are discussed in detail in the [Initializing Memory](#) section of this document.

IPexpress implements the MachXO3D Read Only Memory (ROM) using an appropriately configured DP8KC primitive with write-enables tied low.

[Figure 4.19](#) and [Figure 4.20](#) show the internal timing waveforms for the Read Only Memory (ROM).




Figure 4.19. ROM Timing Waveform – Without Output Registers




Figure 4.20. ROM Timing Waveform – With Output Registers

4.5. First In First Out (FIFO_DC) – EBR Based

The EBR blocks in MachXO3D devices can be configured as Dual-Clock First-In First-Out Memory (FIFO_DC). IPexpress allows you to generate the Verilog-HDL or VHDL netlist for various memory sizes depending on design requirements.

IPexpress generates the FIFO_DC memory module as shown in Figure 4.21.




Figure 4.21. FIFO Module Generated by IPexpress

Since the device has a number of EBR blocks, the generated module makes use of these EBR blocks, or primitives, and cascades them to create the memory sizes you specified in the IPexpress user interface. For memory sizes smaller than an EBR block, the module can be created in one EBR block. For memory sizes larger than one EBR block, multiple EBR blocks can be cascaded in depth or width that is required to create these sizes.

In FIFO_DC mode, the input data is registered at the input of the memory array. The output data of the memory is optionally registered at the output.

The various ports and their definitions for the FIFO_DC are listed in [Table 4.5](#).

Table 4.5. EBR-Based FIFO_DC Memory Port Definitions

Port Name in the Generated Module	Description	Active State
Data	Data Input	—
WrClock	Write Port Clock	Rising Clock Edge
RdClock	Read Port Clock	Rising Clock Edge
WrEn	Write Enable	Active High
RdEn	Read Enable	Active High
ORdEn ^{1,2}	Output Read Enable	Active High
Reset ³	Reset	Active High
RPRreset ⁴	Read Pointer Reset	Active High
Q	Data Output	—
Empty	Empty Flag	Active High
Full	Full Flag	Active High
AlmostEmpty	Almost Empty Flag	Active High
AlmostFull	Almost Full Flag	Active High
ERROR ¹	Error Check Code	Active High

Notes:

1. Denotes optional port.
2. ORdEn can be used as clock enable for the optional output registers. This allows the full pipeline of data to be output, including the last word.
3. Reset resets only the optional output registers, pointer circuitry and flags of the FIFO. It does not reset the input registers or the contents of memory.
4. RPRreset resets only the read pointer. See additional discussion below.

IPexpress implements the MachXO3D Dual-Clock First-In First-Out Memory (FIFO_DC) using the FIFO8KB primitive.

4.5.1. FIFO_DC Flags

The FIFO_DC have four flags available: Empty, Almost Empty, Almost Full, and Full. Almost Empty and Almost Full flags have a programmable range.

The program ranges for the four FIFO_DC flags are specified in [Table 4.6](#).

Table 4.6. FIFO_DC Flag Settings

Port Name in the Generated Module	Description	Active State
Full	Full flag setting	$2^N - 1$
AlmostFull	Almost full setting	1 to (FULL -1)
AlmostEmpty	Almost empty setting	1 to (FULL -1)
Empty	Empty setting	0

The value of Empty is fixed at 0. When coming out of reset, the active high flags Empty and Almost Empty are set to high, since they are true.

You should specify the absolute value of the address at which the Almost Empty and Almost Full flags are true. For example, if the Almost Full flag is required to go true at the address location 500 for a FIFO of depth 512, you should specify a value of 500 in IPexpress.

The Empty and Almost Empty flags are always registered to the read clock and the Full and Almost Full flags are always registered to the write clock.

At reset, both the write and read counters are pointing to address zero. After reset is deasserted, data can be written into the FIFO_DC to the address pointed to by the write counter at the positive edge of the write clock when the write enable is asserted.

Similarly, data can be read from the FIFO_DC from the address pointed to by the read counter at the positive edge of the read clock when read enable is asserted.

Read Pointer Reset (RPRreset) is used to facilitate a retransmit operation and is more commonly used in *packetized* communications. Asserting RPRreset causes the internal read pointer to be reset to zero. It is typically used in conjunction with the assertion of Reset prior to each new *packet* which resets both read and write pointers to zero. In this application, you must keep careful track of when a packet is written into or read from the FIFO_DC. To avoid the possible corruption of memory, RPRreset should not be asserted until the prior read cycle is complete, that is RdEn deasserted for one clock period. Upon the deassertion of RPRreset, the Empty and Almost Empty flags assume their correct state after one read clock cycle – this is a regular condition known as boundary cycle latency.

The data output of the FIFO_DC can be registered or non-registered through a selection in IPexpress. The output registers are enabled by read enable.

4.5.2. FIFO_DC Dual and Dynamic Threshold Options

The optional Almost Full and Almost Empty flag thresholds may be individually set for single by default, or dual threshold operation. In addition, the thresholds may be static at configuration by default, or dynamically set through optional ports. The implementation of Dual or Dynamic thresholds automatically creates supporting LUT-based logic.

Table 4.7. EBR-Based FIFO_DC Optional Dynamic Threshold Port Definitions

Port Name in the Generated Module	Description
AmEmptyThresh	Almost Empty Single Threshold
AmFullThresh	Almost Full Single Threshold
AmEmptySetThresh	Almost Empty Set Threshold
AmEmptyClrThresh	Almost Empty Clear Threshold
AmFullSetThresh	Almost Full Set Threshold
AmFullClrThresh	Almost Full Clear Threshold

4.5.3. FIFO_DC Operation

If the output registers are not enabled, it takes one clock cycle to read the first word out.

If you enable the output registers, the output register causes an extra clock delay during the first data out as they are clocked by the read clock and enabled by the read enable.

1. First RdEn and Clock Cycle to propagate the EF internally and generate internal Read Enable into the DPRAM.
2. Second RdEn and Clock Cycle to get the data out of the output registers.

Figure 4.22 and Figure 4.23 show the internal timing waveforms for the Dual Clock FIFO (FIFO_DC).




Figure 4.22. FIFO_DC Without Output Registers (Non-Pipelined)




Figure 4.23. FIFO_DC With Output Registers (Pipelined)

4.6. Distributed Single Port RAM (Distributed_SPRAM) – PFU Based

PFU-based Distributed Single Port RAM is created using the 4-input LUT (Look-Up Table) available in the PFU.

These LUTs can be cascaded to create a larger Distributed Memory sizes.

Figure 4.24 shows the Distributed Single Port RAM module as generated by IPexpress.




Figure 4.24. Distributed Single Port RAM Module Generated by IPexpress

The generated module makes use of the 4-input LUTs available in the PFU. Additional decode logic is generated by utilizing the resources available in the PFU.

The various ports and their definitions for the Memory are as per Table 4.8.

Table 4.8. PFU-Based Distributed Single Port RAM Port Definitions

Port Name in the Generated Module	Description	Active State
Address	Address	—
Data	Data In	—
Clock	Clock	Rising Clock Edge
WE	Write Enable	Active High
ClockEn	Clock Enable	Active High
Reset*	Reset	Active High
Q	Data Out	—

*Note: Reset is available only when Output Registers are enabled.

Figure 4.25 and Figure 4.26 show the internal timing waveforms for the Distributed Single Port RAM (Distributed_SPRAM).




Figure 4.25. PFU-Based Distributed Single Port RAM Timing Waveform – Without Output Registers




Figure 4.26. PFU- Based Distributed Single Port RAM Timing Waveform – With Output Registers

4.7. Distributed Dual Port RAM (Distributed_DPRAM) – PFU Based

PFU-based Distributed Dual Port RAM is created using the 4-input LUT (Look-Up Table) available in the PFU. These LUTs can be cascaded to create larger Distributed Memory sizes.

Figure 4.27 shows the Distributed Dual Port RAM module as generated by IPexpress.




Figure 4.27. Distributed Dual Port RAM Module Generated by IPexpress

The generated module makes use of the 4-input LUTs available in the PFU. Additional decode logic is generated by utilizing the resources available in the PFU.

The various ports and their definitions are listed in Table 4.9.

Table 4.9. PFU-Based Distributed Dual Port RAM Port Definitions

Port Name in the Generated Module	Description	Active State
WrAddress	Write Address	—
Data	Data Input	—
WrClock	Write Clock	Rising Clock Edge
WE	Write Enable	Active High
WrClockEn	Write Clock Enable	Active High
RdAddress	Read Address	—
*RdClock	Read Clock	Rising Clock Edge
*RdClockEn	Read Clock Enable	Active High
Reset*	Reset	Active High
Q	Data Out	—

*Note: Denotes optional port.

The optional ports Read Clock (RdClock) and Read Clock Enable (RdClockEn) are not available in the hardware primitive. These are generated by IPexpress when you want to enable the output registers in the IPexpress configuration.

Figure 4.28 and Figure 4.29 show the internal timing waveforms for the Distributed Dual Port RAM (Distributed_DPRAM).




Figure 4.28. PFU-Based Distributed Dual Port RAM Timing Waveform – Without Output Registers




Figure 4.29. PFU-Based Distributed Dual Port RAM Timing Waveform – With Output Registers

4.8. Distributed ROM (Distributed_ROM) – PFU-Based

PFU-based Distributed ROM is created using the 4-input LUT available in the PFU. These LUTs can be cascaded to create a larger Distributed Memory sizes.

Figure 4.30 shows the Distributed ROM module as generated by IPexpress.




Figure 4.30. Distributed ROM Generated by IPexpress

The generated module makes use of the 4-input LUTs available in the PFU. Additional decode logic is generated by utilizing the resources available in the PFU.

The various ports and their definitions are listed in Table 4.10.

Table 4.10. PFU-Based Distributed ROM Port Definitions

Port Name in the Generated Module	Description	Active State
Address	Address	—
OutClock*	Out Clock	Rising Clock Edge
OutClockEn*	Out Clock Enable	Active High
Reset*	Reset	Active High
Q	Data Out	—

*Note: Denotes optional port.

The optional ports Out Clock (OutClock) and Out Clock Enable (OutClockEn) are not available in the hardware primitive. These are generated by the IPexpress when you want to enable the output registers in the IPexpress configuration.

Figure 4.31 and Figure 4.32 show the internal timing waveforms for the Distributed ROM.




Figure 4.31. PFU-Based ROM Timing Waveform – Without Output Registers




Figure 4.32. PFU-Based ROM Timing Waveform – With Output Registers

4.9. RAM-Based Shift Register

The Distributed SPRAM blocks in the MachXO3D devices, in combination with LUT-based logic, can be configured as a RAM-based Shift Register. IPexpress allows you to generate the Verilog-HDL or VHDL netlist for the Shift Register length, as per design requirements.

IPexpress generates the Shift Register module as shown in Figure 4.33.




Figure 4.33. RAM-Based Shift Register Generated by IPexpress

The generated module makes use of the 4-input LUTs available in the PFU. Additional logic is generated by utilizing the resources available in the PFU.

The various ports and their definitions are listed in Table 4.11.

Table 4.11. RAM-Based Shift Register Port Definitions

Port Name in the Generated Module	Description	Active State
Din	Data In	—
Addr*	Address	—
Clock	Clock	Rising Clock Edge
ClockEn	Clock Enable	Active High
Reset	Reset	Active High
Q	Data Out	—

*Note: Denotes optional port.

The optional Addr port is available only when Variable Length type is selected. It is generated by IPexpress when you want to enable the Variable Length operation in the IPexpress configuration. Figure 4.34 and Figure 4.35 show the internal timing waveforms for the RAM-Based Shift Register.




Figure 4.34. RAM-Based Shift Register Timing Waveform – Without Output Registers (Shift = 2)




Figure 4.35. RAM-Based Shift Register Timing Waveform – With Output Registers (Shift = 2)

5. MachXO3D Primitives

5.1. Single Port RAM (SP8KC) – EBR Based

The Single Port RAM primitive is shown below.




Figure 5.1. Single Port RAM (SP8KC)

Table 5.1. EBR-Based Single Port Memory Port Definitions

Port Name in the EBR Block Primitive (SP8KC)	Description	Active State
AD	Address Bus	—
DI	Data In	—
CLK	Clock	Rising Clock Edge
CE	Clock Enable	Active High
OCE	Output Clock Enable	Active High
RST	Reset	Active High
WE	Write Enable	Active High
CS[2:0]	Chip Select	—
DO	Data Out	—

Each SP8KC primitive consists of 9,216 bits of RAM. The possible values for address depth and data width for the SP8KC primitive are listed in Table 5.2.

Table 5.2. Single Port Memory Sizes for 9K Memories in MachXO3D

Single Port Memory Size	Input Data	Output Data	Address [MSB:LSB]
8K x 1	DI	DO	AD[12:0]
4K x 2	DI[1:0]	DO[1:0]	AD[12:1]
2K x 4	DI[3:0]	DO[3:0]	AD[12:2]
1K x 9	DI[8:0]	DO[8:0]	AD[12:3]

Table 5.3 shows the various attributes available for the SP8KC. Some of these attributes are user-selectable through the IPexpress user interface. For detailed attribute definitions, refer to Appendix A. Attribute Definitions.

Table 5.3. Single Port RAM Attributes for MachXO3D (SP8KC)

Attribute	Description	Values	Default Value	User-selectable through IPexpress
DATA_WIDTH	Data Word Width	1, 2, 4, 9	9	Yes
REGMODE	Register Mode (Pipelining)	NOREG, OUTREG	NOREG	Yes
RESETMODE	Selects Reset Type	ASYNCR, SYNC	SYNC	Yes
CSDECODE	Chip Select Decode	0b000, 0b001, 0b010, 0b011, 0b100, 0b101, 0b110, 0b111, 0b000	0b000	No
WRITEMODE	Read/Write Behavior	NORMAL, WRITETHROUGH, READBEFOREWRITE	NORMAL	Yes
GSR	Enable Global Set	Reset ENABLED, DISABLED	DISABLED	No
INITVAL_00 .. INITVAL_1F	Initialization Value	0x00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 0000000000 0xFFFFFFFFFFFFFFFFFFFFFFFF FFFFFFFFFFFFFFFFFFFFFFFF FFFFFFFFFFFFFFFFFFFFFFFF FFFFFFFFFFFFFFFF (80- character hex strings)	0x000000000000 000000000000 000000000000 000000000000 000000000000 000000000000 000000000000 0000	No
ASYNCR_RESET_RELEASE	Reset Release	ASYNCR, SYNC	SYNC	Yes
INIT_DATA	Status of initialization value	STATIC, DYNAMIC	STATIC	Yes

5.2. True Dual Port RAM (DP8KC) – EBR-Based

The True Dual Port RAM primitive is shown below.




Figure 5.2. True Dual-Port RAM (DP8KC)

Table 5.4. EBR-Based True Dual Port Memory Port Definitions

Port Name in the EBR Block Primitive (DP8KC)	Description	Active State
DIA, DIB	Input Data Port A and Port B	—
ADA, ADB	Address Bus Port A and Port B	—
CLKA, CLKB	Clock for Port A and Port B	Rising Clock Edge
CEA, CEB	Clock Enables for Port CLKA and CLKB	Active High
RSTA, RSTB	Reset for Port A and Port B	Active High
WEA, WEB	Write enable Port A and Port B	Active High
CSA[2:0], CSB[2:0]	Chip Selects for each port	—
OCEA, OCEB	Output Clock Enables for Port A and Port B	Active High
DOA, DOB	Output Data Port A and Port B	—

Each DP8KC primitive consists of 9,216 bits of RAM. The possible values for address depth and data width for the DP8KC primitive are listed in [Table 5.5](#).

Table 5.5. Dual Port Memory Sizes for 9K Memory in MachXO3D

Dual Port Memory Size	Input Data Port A	Input Data Port B	Output Data Port A	Output Data Port B	Address Port A [MSB:LSB]	Address Port B [MSB:LSB]
8K x 1	DIA	DIB	DOA	DOB	ADA[12:0]	ADB[12:0]
4K x 2	DIA[1:0]	DIB[1:0]	DOA[1:0]	DOB[1:0]	ADA[12:1]	ADB[12:1]
2K x 4	DIA[3:0]	DIB[3:0]	DOA[3:0]	DOB[3:0]	ADA[12:2]	ADB[12:2]
1K x 9	DIA[8:0]	DIB[8:0]	DOA[8:0]	DOB[8:0]	ADA[12:3]	ADB[12:3]

[Table 5.6](#) shows the various attributes available for the True Dual Port Memory (RAM_DP_TRUE). Some of these attributes are user-selectable through the IPexpress user interface. For detailed attribute definitions, refer to [Appendix A. Attribute Definitions](#).

Table 5.6. Dual Port RAM Attributes for MachXO3D (DP8KC)

Attribute	Description	Values	Default Value	User-selectable through IPexpress
DATA_WIDTH_A	Data Word Width Port A	1, 2, 4, 9	9	Yes
DATA_WIDTH_B	Data Word Width Port B	1, 2, 4, 9	9	Yes
REGMODE_A	Register Mode (Pipelining) for Port A	NOREG, OUTREG	NOREG	Yes
REGMODE_B	Register Mode (Pipelining) for Port B	NOREG, OUTREG	NOREG	Yes
RESETMODE	Selects the Reset type	ASYNC, SYNC	SYNC	Yes
CSDECODE_A	Chip Select Decode for Port A	0b000, 0b001, 0b010, 0b011, 0b100, 0b101, 0b110, 0b111	0b000	No
CSDECODE_B	Chip Select Decode for Port B	0b000, 0b001, 0b010, 0b011, 0b100, 0b101, 0b110, 0b111	0b000	No
WRITEMODE_A	Read/Write Mode for Port A	NORMAL, WRITETHROUGH, READBEFOREWRITE	NORMAL	Yes
WRITEMODE_B	Read/Write Mode for Port B	NORMAL, WRITETHROUGH, READBEFOREWRITE	NORMAL	Yes

Attribute	Description	Values	Default Value	User-selectable through IPexpress
GSR	Enables Global Set Reset	ENABLE, DISABLE	DISABLED	No
INITVAL_00 .. INITVAL_1F	Initialization Value	0x000000000000000000000000 000000000000000000000000 000000000000000000000000 0000000000 0xFFFFFFFFFFFFFFFFFFFF FFFFFFFFFFFFFFFFFFFF FFFFFFFFFFFFFFFFFFFF FFFFFFFFFFFF (80-character hex strings)	0x000000000000 000000000000 000000000000 000000000000 000000000000 000000000000 000000000000 0000	No
ASYNC_RESET_RELEASE	Reset Release	ASYNC, SYNC	SYNC	Yes
INIT_DATA	Status of Initialization Value	STATIC, DYNAMIC	STATIC	Yes

5.3. Pseudo Dual Port RAM (PDPW8KC) – EBR-Based

The Pseudo Dual Port RAM primitive is shown below.




Figure 5.3. Pseudo Dual-Port RAM (PDPW8KC)

Table 5.7. EBR-Based Pseudo-Dual Port Memory Port Definitions

Port Name in the EBR Block Primitive (PDPW8KC)	Description	Active State
ADW	Write Address	—
DI	Write Data	—
BE	Byte Enable	Active High
CLKW	Write Clock	Rising Edge
CEW	Write Clock Enable	Active High
RST	Reset	Active High
CSW	Write Chip Select	—
ADR	Read Address	—
CLKR	Read Clock	Rising Edge
CER	Read Clock Enable	Active High

Port Name in the EBR Block Primitive (PDPW8KC)	Description	Active State
DO	Read Data	—
OCER	Read Output Clock Enable	Active High
CSR	Read Chip Select	—

Each PDPW8KC primitive consists of 9,216 bits of RAM. The possible values for address depth and data width for the PDPW8KC primitive are listed in [Table 5.8](#).

Table 5.8. Pseudo-Dual Port Memory Sizes for 9K Memory in MachXO3D

Pseudo-Dual Read Port Memory Size	Write Data Port	Read Data Port	Read Address Port [MSB:LSB]	Write Address Port [MSB:LSB]
8K x 1	DI[17:0]	DO	ADR[12:0]	ADW[8:0]
4K x 2	DI[17:0]	DO[1:0]	ADR[12:1]	ADW[8:0]
2K x 4	DI[17:0]	DO[3:0]	ADR[12:2]	ADW[8:0]
1K x 9	DI[17:0]	DO[8:0]	ADR[12:3]	ADW[8:0]
512 x 18	DI[17:0]	DO[17:0]*	ADR[12:4]	ADW[8:0]

*Note: High and low bytes are swapped with regard to DI word.

[Table 5.9](#) shows the various attributes available for the Pseudo Dual Port Memory (RAM_DP). Some of these attributes are user-selectable through the IPexpress user interface. For detailed attribute definitions, refer to [Appendix A. Attribute Definitions](#).

Table 5.9. Pseudo-Dual Port RAM Attributes for MachXO3D (PDPW8KC)

Attribute	Description	Values	Default Value	User-selectable through IPexpress
DATA_WIDTH_W	Write Data Word Width	18	18	Yes
DATA_WIDTH_R	Read Data Word Width	1, 2, 4, 9, 18	9	Yes
REGMODE	Register Mode (Pipelining)	NOREG, OUTREG	NOREG	Yes
RESETMODE	Selects the Reset type	ASYN, SYNC	SYNC	Yes
CSDECODE_W	Chip Select Decode for Write	0b000, 0b001, 0b010, 0b011, 0b100, 0b101, 0b110, 0b111	0b000	No
CSDECODE_R	Chip Select Decode for Read	0b000, 0b001, 0b010, 0b011, 0b100, 0b101, 0b110, 0b111	0b000	No
GSR	Enables Global Set Reset	ENABLE, DISABLE	DISABLE	No
INITVAL_00 .. INITVAL_1F	Initialization Value	0x00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 0000000000 0xFFFFFFFFFFFFFFFFFFFFFFFF FFFFFFFFFFFFFFFFFFFFFFFF FFFFFFFFFFFFFFFFFFFFFFFF FFFFFFFF FFFFFFFF (80-character hex strings)	0x00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 00000000000000000000000000000000 0000	No
ASYN_RESET_RELEASE	Reset Release	ASYN, SYNC	SYNC	Yes
INIT_DATA	Status of Initialization Value	STATIC, DYNAMIC	STATIC	Yes

5.4. Dual-Clock FIFO (FIFO8KB) - EBR Based

The Dual-Clock FIFO RAM primitive is shown below.




Figure 5.4. FIFO_DC Primitive (FIFO8KB)

Table 5.10. EBR-Based FIFO_DC Memory Port Definitions

Port Name in Primitive (FIFO8KB)	Description	Active State
DI	Data Input	—
CLKW	Write Port Clock	Rising Clock Edge
WE	Write Enable	Active High
RST	Reset	Active High
FULLI	Write inhibit	Active High
CSW	Write Chip Select	Active High
AFF	Almost Full Flag	Active High
FF	Full Flag	Active High
AEF	Almost Empty	Active High
EF	Empty Flag	Active High
DO	Data Output	—
ORE	Output Read Enable	Active High
CLKR	Read Port Clock	Rising Clock Edge
RE	Read Enable	Active High
EMPTYI	Read inhibit	Active High
CSR	Read Chip Select	Active High
RPRST	Read Pointer Reset	Active High

Each FIFO8KB primitive consists of 9,216 bits of RAM. The possible values for address depth and data width for the FIFO8KB primitive are listed in Table 5.11.

Table 5.11. MachXO3D FIFO_DC Data Widths Sizes

FIFO Size	Input Data	Output Data
8K x 1	DI	DO
4K x 2	DI[1:0]	DO[1:0]
2K x 4	DI[3:0]	DO[3:0]
1K x 9	DI[8:0]	DO[8:0]
512 x 18	DI[17:0]	DO[17:0]

Table 5.12 shows the various attributes available for the FIFO_DC. Some of these attributes are user-selectable through the IPexpress user interface. For detailed attribute definitions, refer to [Appendix A. Attribute Definitions](#).

Table 5.12.FIFO_DC Attributes for MachXO3D (FIFO8KB)

Attribute	Description	Values	Default Value	User-selectable through IPexpress
DATA_WIDTH_W	Data Width Write Mode	1, 2, 4, 9, 18	18	YES
DATA_WIDTH_R	Data Width Read Mode	1, 2, 4, 9, 18	18	YES
REGMODE	Register Mode	NOREG, OUTREG	NOREG	YES
RESETMODE	Select Reset Type	ASYNCR, SYNC	ASYNCR	YES
CSDECODE_W	Chip Select Decode for Write Mode	0b00, 0b01, 0b10, 0b11	0b00	NO
CSDECODE_R	Chip Select Decode for Read Mode	0b00, 0b01, 0b10, 0b11	0b00	NO
GSR	Enable Global Set Reset	ENABLED, DISABLED	DISABLED	NO
AEPOINTER	Almost Empty Pointer	0b00000000000000,, 0b0111111111111111	—	YES
AFPOINTER	Almost Full Pointer	0b00000000000000,, 0b0111111111111111	—	YES
FULLPOINTER	Full Pointer	0b00000000000000,, 0b1000000000000000	—	YES
FULLPOINTER1	Full Pointer minus 1	0b00000000000000,, 0b0111111111111111	—	NO
AFPOINTER1	Almost Full Pointer minus 1	0b00000000000000,, 0b0111111111111110	—	NO
AEPOINTER1	Almost Empty Pointer plus 1	0b00000000000000,, 0b1000000000000000	—	NO
ASYNCR_RESET_RELEASE	Reset Release	ASYNCR, SYNC	SYNC	Yes

5.4.1. FIFO_DC Flags

The FIFO_DC have four flags available: Empty, Almost Empty, Almost Full, and Full. Almost Empty, Almost Full, and Full flags have a programmable range.

The program ranges for the four FIFO_DC flags are specified in [Table 5.13](#).

Table 5.13. FIFO_DC Flag Settings

Module Flag Name	FIFO Attribute Name	Description	Programming Range	Program Bits
Full	FULLPOINTER	Full Pointer	0 to 2^N	14
	FULLPOINTER1	Full Pointer minus 1	0 to (FULL -1)	14
AlmostFull	AFPOINTER	Almost Full Pointer	0 to (FULL -1)	14
	AFPOINTER1	Almost Full Pointer minus 1	0 to (FULL -2)	14
AlmostEmpty	AEPOINTER	Almost Empty Pointer	0 to (FULL -1)	14
	AEPOINTER 1	Almost Empty Pointer plus 1	0 to FULL	14
Empty	—	Empty setting	0	—

The value of Empty is fixed at 0. When coming out of reset, the active high flags Empty and Almost Empty are set to high, since they are true.

Careful attention is required to set the Pointer attributes to match the desired behavior. Refer to [Appendix B. Setting FIFO_DC Pointer Attributes](#).

The Empty and Almost Empty flags are always registered to the read clock and the Full and Almost Full flags are always registered to the write clock.

5.5. Distributed SPRAM (SPR16X4C) – PFU Based

The PFU based distributed single port RAM primitive is shown below.




Figure 5.5. Distributed_SPRAM Primitive (SPR16X4C)

Table 5.14. PFU based Distributed Single Port RAM Port Definitions

Port Name in the EBR Block Primitive	Description	Active State
AD[3:0]	Data Address	—
DI[3:0]	Data Input	—
CK	Clock	Rising Clock Edge
WRE	Write Enable	Active High
DO[3:0]	Data Out	—

5.6. Distributed DPRAM (DPR16X4C) – PFU Based

The PFU based distributed Pseudo Dual-port RAM primitive is below.




Figure 5.6. Distributed DPRAM Primitive (DPR16X4C)

Table 5.15. PFU-based Distributed Dual-Port RAM Port Definitions

Port Name in the EBR Block Primitive	Description	Active State
WAD[3:0]	Write Address	—
DI[3:0]	Data Input	—
WCK	Write Clock	Rising Clock Edge
WRE	Write Enable	Active High
RAD[3:0]	Read Address	—
DO[3:0]	Data Out	—

5.7. Distributed ROM (ROMnnnX1A) – PFU Based

The PFU based distributed ROM primitives are shown below.




Figure 5.7. Distributed_ROM Primitive (ROM16X1A)




Figure 5.8. Distributed_ROM Primitive (ROM32X1A)




Figure 5.9. Distributed_ROM Primitive (ROM64X1A)




Figure 5.10. Distributed_ROM Primitive (ROM128X1A)




Figure 5.11. Distributed_ROM Primitive (ROM256X1A)

Table 5.16. PFU-Based Distributed ROM Port Definitions

Port Name in the PFU Block Primitive	Description
AD[n:0]	Address
DO	Data Out

6. Initializing Memory

In the EBR based ROM or RAM memory modes and the PFU-based ROM memory mode, it is possible to specify the power-on state of each bit in the memory array. Each bit in the memory array can have one of two values: 0 or 1.

6.1. Initialization File Format

The initialization file is an ASCII file, which can be created or edited using any ASCII editor. IPExpress supports three different types of memory file formats:

- Binary file
- Hex File
- Addressed Hex

The file name for the memory initialization file is *.mem (<file_name>.mem). Each row depicts the value to be stored in a particular memory location and the number of characters (or the number of columns) represents the number of bits for each address (or the width of the memory module).

The initialization file is primarily used for configuring the ROMs. The EBR in RAM can also use the initialization file to preload the memory contents.

6.1.1. Binary File

The file is a text file of 0's and 1's. The rows indicate the number of words and columns indicate the width of the memory. In the example below, the memory size is 20 × 32; that is 20 addresses with each word of 32-bit length.

```
00100000010000000010000001000000
00000001000000010000000100000001
000000010000000010000000100000010
000000110000000110000001100000011
000001000000001000000010000000100
00000101000001010000010100000101
00000110000001100000011000000110
00000111000001110000011100000111
00001000010010000000100001001000
00001001010010010000100101001001
00001010010010100000101001001010
00001011010010110000101101001011
00001100000011000000110000001100
00001101001011010000110100101101
00001110001111100000111000111110
00001111001111110000111100111111
00010000000100000001000000010000
00010001000100010001000100010001
00010010000100100001001000010010
00010011000100110001001100010011
```

6.1.2. Hex File

The Hex file is a text file of hex characters arranged in a similar row-column arrangement. The number of rows in the file is the same as the number of address locations, with each row indicating the content of the memory location. In the example below, the memory size is 8×16 ; that is 8 addresses with each word of 16-bit length.

```
A001
0B03
1004
CE06
0007
040A
0017
02A4
```

6.1.3. Addressed Hex

Addressed Hex consists of lines of address and data. Each line starts with an address, followed by a colon, and any number of data. The format of memfile is address: data data data data ... where address and data are hexadecimal numbers.

```
- A0 : 03 F3 3E 4F
- B2 : 3B 9F
```

The first line puts 03 at address A0, F3 at address A1, 3E at address A2, and 4F at address A3. The second line puts 3B at address B2 and 9F at address B3.

There is no limitation on the values of address and data. The value range is automatically checked based on the values of `addr_width` and `data_width`. If there is an error in an address or data value, an error message is printed. You need not specify data at all address locations. If data is not specified at certain address, the data at that location is initialized to 0. IPexpress makes memory initialization possible both through the synthesis and simulation flows.

Appendix A. Attribute Definitions

A.1. DATA_WIDTH

Data width is associated with the RAM and FIFO elements. The DATA_WIDTH attribute defines the number of bits in each word. It takes the values defined in the RAM size tables in each memory module.

A.2. REGMODE

REGMODE, or the Register mode attribute, is used to enable pipelining in the memory. This attribute is associated with the RAM and FIFO elements. The REGMODE attribute takes the NOREG or OUTREG mode parameter that disables and enables the output pipeline registers.

A.3. RESETMODE

The RESETMODE attribute allows you to select the mode of reset in the memory. This attribute is associated with the block RAM elements. RESETMODE takes two parameters: SYNC and ASYNC. SYNC means that the memory reset is synchronized with the clock. ASYNC means that the memory reset is asynchronous to clock.

A.4. CSDECODE

CSDECODE, or the Chip Select Decode attributes, are associated to block RAM elements. Chip Select (CS) is a useful port when multiple cascaded EBR blocks are required by the memory. The CS signal forms the MSB for the address when multiple EBR blocks are cascaded. CS is a 3-bit bus, so it can cascade eight memories easily.

CSDECODE takes the following parameters: *000*, *001*, *010*, *011*, *100*, *101*, *110*, and *111*. CSDECODE values determine the decoding value of CS[2:0]. CSDECODE_W is chip select decode for write and CSDECODE_R is chip select decode for read for Pseudo Dual Port RAM. CSDECODE_A and CSDECODE_B are used for true dual port RAM elements and refer to the A and B ports.

A.5. WRITEMODE

The WRITEMODE attribute is associated with the block RAM elements. It takes the NORMAL, WRITETHROUGH, and READBEFOREWRITE mode parameters.

In NORMAL mode, the output data does not change or get updated during the write operation. This mode is supported for all data widths.

In WRITETHROUGH mode, the output data is updated with the input data during the write cycle. This mode is supported for all data widths.

In READBEFOREWRITE mode, the output data port is updated with the existing data stored in the write address, during a write cycle. This mode is supported for $\times 9$ and $\times 18$ data widths.

WRITEMODE_A and WRITEMODE_B are used for dual port RAM elements and refer to the A and B ports in case of a True Dual Port RAM.

For all modes of the True Dual Port module, simultaneous read access from one port and write access from the other port to the same memory address is not recommended. The read data may be unknown in this situation. Also, simultaneous write access to the same address from both ports is not recommended. When this occurs, the data stored in the address becomes undetermined when one port tries to write an *H* and the other tries to write an *L*.

It is recommended that you implement control logic to identify this situation if it occurs and then either:

- Implement status signals to flag the read data as possibly invalid, or
- Implement control logic to prevent the simultaneous access from both ports.

A.6. GSR

GSR, the Global Set/ Reset attribute, is used to enable or disable the global set/reset for the RAM element.

A.7. ASYNC_RESET_RELEASE

When RESETMODE is set to ASYNC, the ASYNC_RESET_RELEASE attribute allows you to select how the reset is deasserted/released: When set to SYNC, the reset is deasserted synchronously to the clock. When set to ASYNC, the memory reset is released asynchronously (without relation to the clock).

A.8. INIT_DATA

The INIT_DATA attribute allows you to specify how EBR initialization values are stored and accessed. When set to STATIC, the EBR initialization values are compressed by the software and stored in a variable location in User Flash Memory (UFM). When set to DYNAMIC, the initialization values are not compressed, and stored in a user-accessible, fixed location in UFM.

Appendix B. Setting FIFO_DC Pointer Attributes

The FIFO_DC uses pointer attributes to control the Full, Almost Full and Almost Empty flags.

The values for the pointer attributes are set according to the following table and equations:

Table B.1. Pointer Attribute Setting Equations

Flag	Trip Value	Attribute	Port Width	Equation
Full	ff	FULLPOINTER	Wrw*	$[(ff - 1) * wrw] + 1$
		FULLPOINTER1		$[(ff - 2) * wrw] + 1$
Almost Full	aff	AFPOINTER	Wrw*	$[(aff - 1) * wrw] + 1$
		AFPOINTER1		$[(aff - 2) * wrw] + 1$
Almost Empty	aef	AEPOINTER	Rdw*	$[(aef) * rdw] + rdw - 1$
		AEPOINTER1		$[(aef + 1) * rdw] + rdw - 1$

*Note: Set Write Port Width (wrw) and Read Port Width (rdw) per Table B.2.

Table B.2. Port Width Values

Attribute: Data_width_w, Data_width_r	Port Width: wrw, rdw
1	1
2	2
4	4
9	8
18	16

You should specify the absolute value of the address at which the Almost Empty and Almost Full flags are true. For example, if the Almost Full flag is required to go true at the address location 500 for a FIFO of depth 512, you should specify aff = 500.

Worked Example:

```
Write Data Width: 18 => use wrw=16
Read Data Width: 4 => use rdw = 4
Full: ff =16 ( (16) 18-bit words)
Almost Full: aff = 14
Almost Empty: aef = 8 ( (8) 4-bit words, which corresponds to (2) 16-bit writes)
Empty: 0 (always)
```

Calculated Values:

```
FULLPOINTER = [(ff - 1) * wrw] + 1
= [(16 - 1) * 16] + 1
= (15 * 16) + 1
= 241
=> 14' b00_0000_1111_0001
FULLPOINTER1 = [(ff - 2) * wrw] + 1
= [(16 - 2) * 16] + 1
= (14 * 16) + 1
= 225
=> 14' b00_0000_1110_0001
AFPOINTER = [(aff - 1) * wrw] + 1
= [(14 - 1) * 16] + 1
= (13 * 16) + 1
= 209
=> 14' b00_0000_1101_0001
AFPOINTER1 = [(aff - 2) * wrw] + 1
= [(14 - 2) * 16] + 1
```

```
= (12 * 16) + 1
= 193
=> 14' b00_0000_1100_0001
AEPOINTER = [(aef) * rdw] + rdw - 1
= (8 * 4) + 4 - 1
= (8 * 4) + 3
= 35
=> 14' b00_0000_0010_0011
AEFOINTER1 = [(aef + 1) * rdw] + rdw - 1
= [(8+1) * 4] + 4 - 1
= (9 * 4) + 3
= 39
=> 14' b00_0000_0010_0111
```

References

For more information, refer to the following documents:

- [MachXO3D Device Family Data Sheet \(FPGA-DS-02026\)](#)
- [MachXO3D Embedded Security Block \(FPGA-TN-02091\)](#)

Technical Support Assistance

Submit a technical support case via www.latticesemi.com/techsupport.

Revision History

Revision 1.0, March 2020

Section	Change Summary
All	Initial release.



www.latticesemi.com