

MachXO3D sysCLOCK PLL Usage Guide

Technical Note

FPGA-TN-02070-1.1

February 2024



Disclaimers

Lattice makes no warranty, representation, or guarantee regarding the accuracy of information contained in this document or the suitability of its products for any particular purpose. All information herein is provided AS IS, with all faults, and all associated risk is the responsibility entirely of the Buyer. The information provided herein is for informational purposes only and may contain technical inaccuracies or omissions, and may be otherwise rendered inaccurate for many reasons, and Lattice assumes no obligation to update or otherwise correct or revise this information. Products sold by Lattice have been subject to limited testing and it is the Buyer's responsibility to independently determine the suitability of any products and to test and verify the same. LATTICE PRODUCTS AND SERVICES ARE NOT DESIGNED, MANUFACTURED, OR TESTED FOR USE IN LIFE OR SAFETY CRITICAL SYSTEMS, HAZARDOUS ENVIRONMENTS, OR ANY OTHER ENVIRONMENTS REQUIRING FAIL-SAFE PERFORMANCE, INCLUDING ANY APPLICATION IN WHICH THE FAILURE OF THE PRODUCT OR SERVICE COULD LEAD TO DEATH, PERSONAL INJURY, SEVERE PROPERTY DAMAGE OR ENVIRONMENTAL HARM (COLLECTIVELY, "HIGH-RISK USES"). FURTHER, BUYER MUST TAKE PRUDENT STEPS TO PROTECT AGAINST PRODUCT AND SERVICE FAILURES, INCLUDING PROVIDING APPROPRIATE REDUDANCIES, FAIL-SAFE FEATURES, AND/OR SHUT-DOWN MECHANISMS. LATTICE EXPRESSLY DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY OF FITNESS OF THE PRODUCTS OR SERVICES FOR HIGH-RISK USES. The information provided in this document is proprietary to Lattice Semiconductor, and Lattice reserves the right to make any changes to the information in this document or to any products at any time without notice.

Inclusive Language

This document was created consistent with Lattice Semiconductor's inclusive language policy. In some cases, the language in underlying tools and other items may not yet have been updated. Please refer to Lattice's inclusive language FAQ 6878 for a cross reference of terms. Note in some cases such as register names and state names it has been necessary to continue to utilize older terminology for compatibility.



Contents

Acronyms	s in This Document	6
	oduction	
	k/Control Distribution Network	
3. Mac	hXO3D Top Level View	
3.1.	Primary Clocks	8
4. Dyna	amic Clock Mux (DCMA)	9
4.1.	DCMA Primitive Definition	g
4.2.	DCMA Declaration in VHDL Source Code	9
4.3.	DCMA Usage with Verilog Source Code	
•	amic Clock Control (DCCA)	
5.1.	DCCA Primitive Definition	
5.2.	DCCA Declaration in VHDL Source Code	
5.3.	DCCA Usage with Verilog Source Code	
_	e Clocks	
6.1.	Edge Clock Bridge	
	(BRIDGECS Primitive Definition	
7.1.	ECLKBRIDGECS Declaration in VHDL Source Code	
7.2.	ECLKBRIDGECS Usage with Verilog Source Code	
_	e Clock Synchronization (ECLKSYNCA)	
8.1.	ECLKSYNCA Primitive Definition	
8.2.	ECLKSYNCA Declaration in VHDL Source Code	
8.3.	ECLKSYNCA Usage with Verilog Source Code	
	k Dividers (CLKDIVC)	
9.1.	CLKDIVC Primitive Definition	
9.2.	CLKDIVC Declaration in VHDL Source Code	
9.3.	CLKDIVC Usage with Verilog Source Code	
•	LOCK PLL	
10.1.	Functional Description	
10.1		
10.2. 10.2		
10.2	•	
10.2	•	
10.2		
10.3.	·	
10.3	·	
10.3	·	
10.3	•	
10.3	·	
10.3	·	
10.3	•	
10.3	!	
10.3	•	
10.3	·	
10.3	•	
10.3	•	
10.3	•	
10.3	·	
10.3	·	
10.3	·	
10.3	•	
_	·	_



10.3.18.	CLKOS3 Output	25
10.3.19.	DPHSRC Output	25
10.3.20.	LOCK Output	25
10.3.21.	WISHBONE Ports	26
10.4. PLL	Attributes	26
10.4.1.	FIN	26
10.4.2.	CLKI_DIV, CLKFB_DIV, CLKOP_DIV, CLKOS_DIV, CLKOS2_DIV, CLKOS3_DIV	
10.4.3.	FREQUENCY_PIN_CLKI, FREQUENCY_PIN_CLKOP, FREQUENCY_PIN_CLKOS, FREQUENCY_PI	
FREQUEN	CY PIN CLKOS3	_
10.4.4.	Frequency Tolerance – CLKOP, CLKOS, CLKOS2, CLKOS3	
11. MachXO3	D PLL Primitive Definition	27
12. Dynamic I	Phase Adjustment	29
13. Frequency	y Calculation	31
14. Fractional	l-N Synthesis Operation	32
15. Low Powe	er Features	33
15.1. Dyn	amic Clock Enable	33
15.2. Star	ndby Mode	33
16. Configurir	ng the PLL Using IPexpress	34
16.1. Con	figuration Tab	34
16.2. Con	figuration Modes	34
16.2.1.	Frequency Mode	34
16.2.2.	Divider Mode:	35
16.3. IPex	rpress Output	37
16.4. Use	of the Spreadsheet View	38
17. PLL Refere	ence Clock Switch (PLLREFCS)	39
17.1. PLLF	REFCS Declaration in VHDL Source Code	39
	REFCS Usage with Verilog Source Code	
18. Internal O	scillator (OSCJ)	41
	IJ Primitive Definition	
	U Declaration in VHDL Source Code	
	I Instantiation in Verilog Source Code	
Appendix A.	Primary Clock Sources and Distribution	
Appendix B.	Edge Clock Sources and Connectivity	
Appendix C.	Clock Preferences	
Appendix D.	PLL WISHBONE Bus Operation	
	Architecture	
Appendix E.	MachXO3D Device Usage with Lattice Diamond Design Software	
	ort Assistance	
	у	
Technical Supp	ort Assistance	63
_		
Figures		
Figure 2.1 May	chXO3D Clocking Structure	Q
-	MA Primitive Symbol	
_	CA Primitive Symbol	
	KBRIDGECS Primitive Symbol	
	KSYNCA Primitive Symbol	
•	chXO3D Clock Divider	
-	DIVC Primitive Symbol	
•	•	
_	achXO3D PLL Block Diagram	
rigule 10.2. KS	T and RESETM Timing Diagram	22



Figure 10.3. RESETC and RESETD Timing Diagram	23
Figure 11.1. PLL Primitive Symbol	
Figure 12.1. GPLL VCO Phase Rotation Timing Diagram	30
Figure 16.1. IPexpress Main Window for PLL Module	34
Figure 16.2. MachXO3D PLL Configuration Tab	35
Figure 16.3. Spreadsheet View Example	38
Figure 17.1. PLLREFCS Primitive Symbol	39
Figure 18.1. OSCJ Primitive Symbol	41
Figure A.1. MachXO3D Primary Clock Sources and Distribution	44
Figure A.2. MachXO3D Primary Clock Muxes	44
Figure B.1. MachXO3D Edge Clock Sources and Connectivity	45
Figure B.2. MachXO3D Edge Clock Bridge Sources and Connectivity	46
Figure C.1. Timing Preferences/INPUT_SETUP, CLOCK_TO_OUT Preference Window	49
Figure D.1. PLL CLKOP Output Section	51
Figure E.1. IPexpress Main Window for PLL Module Using Diamond	59
Figure E.2. Spreadsheet View for Clock Selection Using Diamond	60
Tables	
Table 1.1. Number of PLLs, Edge Clocks, and Clock Dividers	7
Table 4.1. DCMA Primitive Port Definition	9
Table 5.1. DCCA Primitive Port Definition	11
Table 7.1. ECLKBRIDGECS Primitive Port Definition	14
Table 8.1. ECLKSYNCA Primitive Port Definition	16
Table 9.1. CLKDIVC Primitive Port Definition	18
Table 9.2. CLKDIVC Primitive Attribute Definition	19
Table 11.1. PLL Primitive Port Definition	
Table 12.1. PHASESEL Signal Settings Definitions	29
Table 12.2. PHASEDIR Signal Settings Definitions	
Table 16.1. User Parameters in the IPexpress Interface	
Table 17.1. PLLREFCS Primitive Port Definition	
Table 18.1. OSCJ Primitive Port Definition	41
Table 18.2. OSCJ Primitive Attribute Definition	
Table 18.3. OSCJ Supported Frequency Settings	
Table D.1. PLL Data Bus Port Definitions	
Table D.2. EFB WISHBONE Locations for PLL Registers	
Table D.3. PLL Register Descriptions.	53



Acronyms in This Document

A list of acronyms used in this document.

Acronym	Definition	
CLKDIVC	Clock Dividers for MachXO3D Device	
DCCA	Dynamic Clock Control for MachXO3D Device	
DCMA	Dynamic Clock Mux for MachXO3D Device	
DDR	Double Data Rate	
ECLKSYNCA	Edge Clock Synchronization for MachXO3D Device	
FPGA	Field-Programmable Gate Array	
JTAG	Joint Test Action Group	
LVDS	Low-Voltage Differential Signaling	
OSCJ	Internal Oscillator for MachXO3D Device	
PLL	Phase Locked Loop	
VCO	Voltage-Controlled Oscillator	



1. Introduction

The MachXO3D™ devices support a variety of I/O interfaces such as display interfaces (7:1 LVDS) and high speed DDR interfaces with gearing. In order to support applications that use these interfaces, the MachXO3D device architecture is designed to include advanced clocking features that are typically found in higher density FPGAs. These features provide designers the ability to synthesize clocks, minimize clock skew, improve performance and manage power consumption.

This technical note describes the clock resources available in the MachXO3D devices. Details are provided for primary clocks, edge clocks, clock dividers, sysCLOCK™ PLLs, DCC elements, the secondary high fan-out nets, and the internal oscillator available in the MachXO3D device.

The number of PLLs, edge clocks, and clock dividers for each MachXO3D device are listed in Table 1.1.

Table 1.1. Number of PLLs, Edge Clocks, and Clock Dividers

Parameter	Description	MachXO3D-4300	MachXO3D -9400
Number of PLLs	General purpose PLLs	2	2
Number of edge clocks	Edge clocks for high-speed applications (top and bottom sides)	4 4	
Number of clock dividers	Clock dividers for DDR applications	4	4

2. Clock/Control Distribution Network

MachXO3D devices provide global clock distribution in the form of eight global primary clocks and eight secondary high fan-out nets. Two edge clocks are provided on the top and bottom sides. Other clock sources include clock input pins, internal nodes, PLLs, clock dividers, and the internal oscillator.



3. MachXO3D Top Level View

A top-level view of the major clocking resources for the MachXO3D device is shown in Figure 3.1.




Figure 3.1. MachXO3D Clocking Structure

3.1. Primary Clocks

The MachXO3D device has eight global primary clocks. The primary clock networks provide a low skew clock distribution path across the chip for high fan-out signals. Two of the primary clocks are equipped with a Dynamic Clock Mux (DCMA) feature that provides the ability to switch between two different clock sources.

The sources of the primary clocks are:

- Dedicated clock pins
- PLL outputs
- CLKDIV outputs
- Internal nodes



4. Dynamic Clock Mux (DCMA)

The MachXO3D devices have two Dynamic Clock Muxes (DCMA) that allow a design to dynamically switch between two independent primary clock signals. The output of the DCMA is to the primary clock distribution network. The inputs to the DCMA can be any of the clock sources available to the primary clock network.

The DCMA is a simple clock buffer with a multiplexer function. There is no synchronization of the clock signals when switching occurs so a glitch could occur.

4.1. DCMA Primitive Definition

The DCMA primitive can be instantiated in the source code of a design as defined in this section. Figure 4.1 and Table 4.1 show the DCMA definitions.




Figure 4.1. DCMA Primitive Symbol

Table 4.1. DCMA Primitive Port Definition

Port Name	1/0	Description
CLK0	1	Clock input port zero – default
CLK1	1	Clock input port one
SEL	1	Select port
		SEL=0 for CLK0
		SEL=1 for CLK1
DCMOUT	0	Clock output port

4.2. DCMA Declaration in VHDL Source Code

Library Instantiation

```
library machxo3d;
use machxo3d.all;
```

Component Declaration

```
component DCMA
port (CLK0: in std_logic;
    CLK1: in std_logic;
    SEL: in std_logic;
    DCMOUT:out std_logic);
end component;
```

DCMA Instantiation

```
I1: DCMA
port map (CLK0 => CLK0,
CLK1 => CLK1,
SEL => SEL,
DCMOUT => DCMOUT);
```

© 2021-2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice



4.3. DCMA Usage with Verilog Source Code

Component Declaration

```
module DCMA (CLK0, CLK1, SEL, DCMOUT);
input CLK0;
input CLK1;
input SEL;
output DCMOUT;
endmodule
```

DCMA Instantiation

```
DCMA I1 (.CLK0 (CLK0),
.CLK1 (CLK1),
.SEL (SEL),
.DCMOUT (DCMOUT));
```



5. Dynamic Clock Control (DCCA)

The MachXO3D devices have a dynamic clock control feature that is available for each of the primary clock networks. The Dynamic Clock Control (DCCA) allows each primary clock to be disabled from core logic if desired. Doing so disables a clock and its associated logic in the design when it is not needed and thus saves power.

5.1. DCCA Primitive Definition

The DCCA primitive can be instantiated in the source code of a design as defined in this section. Figure 5.1 and Table 5.1 show the DCMA definitions.




Figure 5.1. DCCA Primitive Symbol

Table 5.1. DCCA Primitive Port Definition

Port Name	1/0	Description
CLKI	1	Clock input
CE	1	Clock enable port
		− CE = 0 − disabled
		− CE = 1 − enabled
CLKO	0	Clock output port

5.2. DCCA Declaration in VHDL Source Code

Library Instantiation

```
library machxo3d;
use machxo3d.all;
```

Component Declaration

DCCA Instantiation

© 2021-2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notic



5.3. DCCA Usage with Verilog Source Code

Component Declaration

```
module DCCA (CLKI, CE, CLKO);
    input CLKI;
    input CE;
    output CLKO;
endmodule
```

DCCA Instantiation

```
DCCA I1(.CLKI (CLKI),
.CE (CE),
.CLKO (CLKO));
```



6. Edge Clocks

There are two edge clock resources on the top and bottom sides of the device. These clocks, which have low injection time and skew, are used to clock I/O registers. Edge clock resources are designed for high-speed I/O interfaces with high fan-out capability. Refer to Appendix B. Edge Clock Sources and Connectivity for detailed information on the ECLK locations and connectivity.

The sources of edge clocks are:

- Dedicated clock pins
- PLL outputs
- Internal nodes

6.1. Edge Clock Bridge

The MachXO3D devices also have an edge clock bridge that is used to enhance communication of ECLKs across the device. The bridge allows an input on the bottom of the device to drive the edge clock on the top edge of the device with minimal skew. Edge clock sources can either go through the edge clock bridge to connect to the edge clock or can be directly connected using the shortest path.

The Edge Clock Bridge is primarily intended for use with high-speed data interfaces such as DDR or 7:1 LVDS Video. For more information on the use of the Edge Clock Bridge, see Implementing High-Speed Interfaces with MachXO3D Devices (FPGA-TN-02065).

In the Edge Clock Bridge, there is a clock select mux that allows a design to switch between two different clock sources for each edge clock. This clock select mux is modeled using the ECLKBRIDGECS primitive. A block diagram of the edge clock bridge is shown in Appendix B. Edge Clock Sources and Connectivity.



7. ECLKBRIDGECS Primitive Definition

The ECLKBRIDGECS primitive can be instantiated in the source code of a design as defined in this section. A design can have up to two instantiations of ECLKBRIDGECS primitives if desired. Figure 7.1 and Table 7.1 show the ECLKBRIDGECS definitions.

ECLKBRIDGECS CLK0 CLK1 ECSOUT SEL

Figure 7.1. ECLKBRIDGECS Primitive Symbol

Table 7.1. ECLKBRIDGECS Primitive Port Definition

Port Name	1/0	Description
CLK0	I	Clock Input port zero – default.
CLK1	1	Clock Input port one
SEL	1	Select port
		− SEL=0 for CLK0
		− SEL=1 for CLK1
ECSOUT	0	Clock output port

7.1. ECLKBRIDGECS Declaration in VHDL Source Code

Library Instantiation

library machxo3d;
use machxo3d.all;

Component Declaration

component ECLKBRIDGECS
port (CLK0:in std_logic;
 CLK1: in std_logic;
 SEL: in std_logic;
 ECSOUT: out std_logic);
end component;

ECLKBRIDGECS Instantiation

```
I1: ECLKBRIDGECS
port map (CLK0=>CLK0,
  CLK1 => CLK1,
  SEL => SEL,
  ECSOUT => ECSOUT);
```

© 2021-2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice



7.2. ECLKBRIDGECS Usage with Verilog Source Code

Component Declaration

```
module ECLKBRIDGECS (CLK0, CLK1, SEL, ECSOUT);
input CLK0;
input CLK1;
input SEL;
output ECSOUT;
endmodule
```

ECLKBRIDGECS Instantiation

```
ECLKBRIDGECS I1 (.CLK0 (CLK0),
.CLK1 (CLK1),
.SEL (SEL),
.ECSOUT (ECSOUT));
```



8. Edge Clock Synchronization (ECLKSYNCA)

The MachXO3D devices also have a dynamic edge clock synchronization control (ECLKSYNCA). This feature allows each edge clock to be disabled from core logic if desired. Designers can use this feature to synchronize the edge clock to an event or external signal if desired. Designers can also use this feature to design applications in which a clock and its associated logic can be dynamically disabled to save power.

8.1. ECLKSYNCA Primitive Definition

The ECLKSYNCA primitive can be instantiated in the source code of a design as defined in this section. Figure 8.1 and Table 8.1 show the ECLKSYNCA definitions.

ECLKSYNCA ECLKI STOP

Figure 8.1. ECLKSYNCA Primitive Symbol

Table 8.1. ECLKSYNCA Primitive Port Definition

Port Name	1/0	Description
ECLK	1	Clock Input port
STOP	1	Control signal to stop edge clock
		- STOP=0 Clock is active
		- STOP=1 Clock is off
ECLKO	0	Clock output port

8.2. ECLKSYNCA Declaration in VHDL Source Code

Library Instantiation

```
library machxo3d;
use machxo3d.all;
```

Component Declaration

ECLKSYNCA Instantiation

© 2021-2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



8.3. ECLKSYNCA Usage with Verilog Source Code

Component Declaration

```
module ECLKSYNCA (ECLKI, STOP, ECLKO);
input ECLKI;
input STOP;
output ECLKO;
endmodule
```

ECLKSYNCA Instantiation



9. Clock Dividers (CLKDIVC)

There are four clock dividers available in the MachXO3D devices. The clock divider provides two outputs. One is the same frequency as the input clock and the other is the input clock divided by either 2, 3.5, or 4. Both of the outputs have matched input-to-output delay. The input to the clock divider is the output from the edge clock mux. The outputs of the clock divider drive the primary clock network and are available for general purpose routing or secondary clocks. A block diagram of the clock divider is shown in Figure 9.1.




Figure 9.1. MachXO3D Clock Divider

9.1. CLKDIVC Primitive Definition

The CLKDIVC primitive can be instantiated in the source code of a design as defined in this section. Figure 9.2 and Table 9.1 and Table 9.2 show the CLKDIVC definitions.



Figure 9.2. CLKDIVC Primitive Symbol

Table 9.1. CLKDIVC Primitive Port Definition

Port Name	1/0	Description
CLKI	I	Clock input
RST	I	Reset input - asynchronously forces all outputs low
		− RST = 0 Clock output outputs are active
		− RST = 1 Clock output outputs are OFF
ALIGNWD	I	Signal is used for word alignment.
		– ALIGNWD = 0 when not used
		See Implementing High-Speed Interfaces with MachXO3D Devices (FPGA-TN-02065) for more information.
CDIV1	0	Divide by 1 output port. When RST = 1 CDIV1 output does not toggle
		and stays either L or H
CDIVX	0	Divided by 2, 3.5, or 4 output port

© 2021-2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal. All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Table 9.2. CLKDIVC Primitive Attribute Definition

Name	Description	Value	Default
GSR	GSR Enable	ENABLED, DISABLED	DISABLED
DIV	CLK Divider	2.0, 3.5, or 4.0	2.0

The ALIGNWD input is intended for use with high-speed data interfaces such as DDR or 7:1 LVDS video. For more information on the use of ALIGNWD, see Implementing High-Speed Interfaces with MachXO3D Devices (FPGA-TN-02065).

CLKDIVC Declaration in VHDL Source Code 9.2.

Library Instantiation

```
library machxo3d;
use machxo3d.all;
```

Component and Attribute Declaration

```
component CLKDIVC
generic (DIV : string;
       GSR : string);
port (RST: in std_logic;
       CLKI: in std_logic;
       ALIGNWD: in std logic;
       CDIV1: out std_logic;
       CDIVX : out std_logic);
end component;
```

CLKDIVC Instantiation

```
I1: CLKDIVC
generic map (DIV => "2.0",
       GSR => "DISABLED")
port map (RST => RST,
       CLKI => CLKI,
       ALIGNWD => ALIGNWD,
       CDIV1 => CDIV1,
       CDIVX = > CDIVX);
```

9.3. **CLKDIVC Usage with Verilog Source Code**

Component and Attribute Declaration

```
module CLKDIVC (RST, CLKI, ALIGNWD, CDIV1, CDIVX);
parameter DIV = "2.0";// "2.0", "3.5", "4.0"
parameter GSR = "DISABLED";// "ENABLED", "DISABLED"
input RST;
input CLKI;
input ALIGNWD;
output CDIV1;
output CDIVX;
endmodule
```

CLKDIVC Instantiation

```
defparam I1.DIV = "2.0";
defparam I1.GSR = "DISABLED";
CLKDIVC I1 (.RST (RST),
        .CLKI(CLKI),
        .ALIGNWD (ALIGNWD),
        .CDIV1 (CDIV1),
    .CDIVX (CDIVX));
```

© 2021-2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.



10. sysCLOCK PLL

The MachXO3D PLL provides features such as clock injection delay removal, frequency synthesis, and phase adjustment. Figure 10.1 shows a block diagram of the MachXO3D PLL.




Figure 10.1. MachXO3D PLL Block Diagram

10.1. Functional Description

10.1.1. PLL Divider Blocks

Input Clock (CLKI) Divider:

The CLKI divider is used to control the input clock frequency into the PLL block. The divider setting directly corresponds to the divisor of the output clock. The input must be within the input frequency range specified in MachXO3D Device Family Data Sheet (FPGA-DS-02026). The output of the input divider must also be within the phase detector frequency range specified in the data sheet.

Feedback Loop (CLKFB) Divider:

The CLKFB divider is used to divide the feedback signal. Effectively, this multiplies the output clock because the divided feedback must speed up to match the input frequency into the PLL block. The PLL block increases the output frequency until the divided feedback frequency equals the input frequency.

The output of the feedback divider must be within the phase detector frequency range specified in MachXO3D Device Family Data Sheet (FPGA-DS-02026).



Output Clock Dividers (CLKOP, CLKOS, CLKOS2, CLKOS3):

The output clock dividers allow the VCO frequency to be scaled up to the 200-800 MHz range, which minimizes jitter. This is the optimal range for best operation of the PLL. The PLL can still work outside the specified range, but the clock output may have increased jitter and may go beyond the jitter specification. Each of the output dividers is independent of the other dividers and each uses the VCO as the source by default. Each of the output dividers can be set to a value of 1 to 128. The CLKOS2 and CLKOS3 dividers can be cascaded together to produce a lower frequency output if desired.

Phase Adjustment (Static Mode):

The CLKOP, CLKOS2, and CLKOS3 outputs can be phase adjusted relative to the input clock. The phase adjustments can be done in 45° steps. The clock output selected as the feedback cannot use the static phase adjustment feature.

Phase Adjustment (Dynamic Mode):

The phase adjustments can also be controlled in a dynamic mode using the PHASESEL, PHASEDIR, and PHASESTEP ports. The clock output selected as the feedback cannot use the dynamic phase adjustment feature. See the Dynamic Phase Adjustment section of this document for more details.

Phase Alignment:

After the device reaches steady state operation after power-up, and after releasing RST and RESETM, the CLKOP and CLKOS outputs are edge aligned (for related frequencies) when Phase Adjustment is set to 0 degrees. Under the same conditions, CLKOS2 and CLKOS3 are aligned to CLKOP and CLKOS to within one VCO clock period.

Edge Trim Adjustment (Static Mode):

The CLKOP and CLKOS ports can be finely tuned with an edge trim adjustment feature.

10.2. PLL Features

10.2.1. Standby Mode

The MachXO3D PLL contains a Standby mode that allows the PLL to be placed into a standby state to save power when not needed in the design. The PLL can be powered down completely or just partially depending on the needs of the design.

10.2.2. Fractional-N synthesis

The MachXO3D PLL contains a fractional-N synthesis feature which allows you to generate an output clock which is a non-integer multiple of the input frequency. You are allowed to enter a value between 0 and 65535 for the fractional-N divider. This value is then divided by 65536 and the result is added to the feedback divider. A MASH Delta-Sigma modulation technique is used such that the average effective feedback divide value is equal to this value. Fractional-N synthesis can be used to create a closer PPM match to the target frequency.

10.2.3. WISHBONE Ports

The MachXO3D PLL contains a WISHBONE port feature, which allows the PLL settings to be dynamically changed from the user logic. When using this feature the EFB block must also be instantiated in the design to allow access to the WISHBONE ports. The WISHBONE ports of the PLL must be connected to the WISHBONE ports of the EFB block for proper simulation and operation. The use of the WISHBONE ports is described in detail in Appendix D. PLL WISHBONE Bus Operation.



10.3. PLL Inputs and Outputs

10.3.1. CLKI Input

The CLKI signal is the reference clock for the PLL. It must conform to the specifications in the data sheet in order for the PLL to operate correctly. The CLKI signal can come from a dedicated dual-purpose I/O pin, from any I/O pin, or from routing. The dedicated dual-purpose I/O pin provides a low skew input path and is the recommended source for the PLL. The reference clock is divided by the input (M) divider to create one input to the phase detector of the PLL. The dedicated GPLL pins and PCLK pins located on the top and bottom sides provide direct connection to the PLL input. The PCLK pins located on the left and right sides use primary clock routing to connect to the PLL input pin.

10.3.2. CLKFB Input

The CLKFB signal is the feedback signal to the PLL. The feedback signal is used by the PLL to determine if the output clock needs adjustment to maintain the correct frequency, phase, or other characteristic. The CLKFB signal can come from the primary clock net, from a dedicated dual-purpose I/O pin, directly from an output clock divider, or from routing. By using external feedback, designers can compensate for board-level clock alignment. The feedback clock signal is divided by the feedback (N) divider to create an input to the phase detector of the PLL. A bypassed PLL output cannot be used as the feedback signal.

10.3.3. RST Input

The PLL reset occurs under two conditions. At power-up an internal power-up reset signal from the configuration block resets the PLL. The user-controlled PLL reset signal RST can be provided as a part of the PLL module. The RST signal can be driven by an internally-generated reset function or by an I/O pin. This RST signal resets the PLL core (VCO, phase detector, and charge pump) and the output dividers, which causes the outputs to be grounded, even in bypass mode.

After the RST signal is de-asserted, the PLL starts the lock-in process and takes tLOCK time to complete the PLL LOCK. Figure 10.2 shows the timing diagram of the RST input. The RST signal is active high. The RST signal is optional.

The RST input does NOT reset the input divider (M-divider). The reason for not resetting the M-divider is that there may be a clock used externally that is a synchronized to the reference clock. In this case there is a state relationship between the external clock and the M-divided clock (which the PLL is synchronized to). You need to preserve this relationship when resetting the PLL. In this condition, RST is used to reset the PLL without resetting the M-divider.

10.3.4. RESETM Input

The user-controlled PLL reset signal RESETM can be provided as a part of the PLL module. The RESETM signal can be driven by an internally-generated reset function or by an I/O pin. The RESETM signal resets the PLL core (similar to RST) and the all the dividers, including the M-divider. This causes the outputs to be grounded, including when the PLL is in bypass mode.

After the RESETM signal is de-asserted, the PLL starts the lock-in process and takes tLOCK time to complete the PLL LOCK. Figure 10.2 shows the timing diagram of the RESETM input. The RESETM signal is active high. The RESETM signal is optional.

To synchronize the PLL output to an external clock source, use the RESET signal to reset the PLL.




Figure 10.2. RST and RESETM Timing Diagram



10.3.5. RESETC Input

The user-controlled PLL reset signal RESETC can be provided as a part of the PLL module. The RESETC signal can be driven by an internally-generated reset function or by an I/O pin. This RESETC signal resets only the CLKOS2 output divider. This causes the CLKOS2 output to be grounded unless the output is in the bypass mode. If this output is in bypass mode as a clock divider, it is reset by the RESETC signal. The RESETC signal can be used to synchronize the CLKOS2 output to an external clock signal.

After the RESETC signal is de-asserted there is a time delay of tRSTREC_DIV time before the next clock edge toggles the CLKOS2 output divider. Figure 10.3 shows the timing diagram of the RESETC input. The RESETC signal does not affect the PLL loop unless the CLKOS2 output is used in the feedback path. If the CLKOS2 output is used in the feedback path, it is recommended to use the RST or RESETM signal to reset the PLL rather than RESETC. The RESETC signal is active high. The RESETC signal is optional.

10.3.6. RESETD Input

The user-controlled PLL reset signal RESETD can be provided as a part of the PLL module. The RESETD signal can be driven by an internally-generated reset function or by an I/O pin. This RESETD signal resets only the CLKOS3 output divider. This causes the CLKOS3 output to be grounded unless the output is in the bypass mode. If this output is in bypass mode as a clock divider, it is reset by the RESETD signal. The RESETD signal can be used to synchronize the CLKOS3 output to an external clock signal.

After the RESETD signal is de-asserted there is a time delay of t_{RSTREC_DIV} time before the next clock edge toggles the CLKOS3 output divider. Figure 10.3 shows the timing diagram of the RESETD input. The RESETD signal does not affect the PLL loop unless the CLKOS3 output is used in the feedback path. If the CLKOS3 output is used in the feedback path, it is recommended to use the RST or RESETM signal to reset the PLL rather than RESETD. The RESETD signal is active high. The RESETD signal is optional.




Figure 10.3. RESETC and RESETD Timing Diagram

10.3.7. ENCLKOP Input

The ENCLKOP signal is used to enable and disable the CLKOP output from a user signal. This enables designers to save power by stopping the CLKOP output when it is not used. Additionally this signal also allows the designer to synchronize CLKOP with another signal in the design. The ENCLKOP signal is optional and is only available if you selected the clock enable ports option in IPexpress™. If the ENCLKOP signal is not requested, the CLKOP output is active at all times (when the PLL is instantiated) unless the PLL is placed into the standby mode. The ENCLKOP signal is active high.

10.3.8. ENCLKOS Input

The ENCLKOS signal is used to enable and disable the CLKOS output from a user signal. This enables designers to save power by stopping the CLKOS output when it is not used. Additionally, this signal also allows the designer to synchronize CLKOS with another signal in the design. The ENCLKOS signal is optional and is only available when the PLL is configured with the CLKOS output and the Clock Enable ports options in IPexpress. If the PLL is configured with the CLKOS output enabled and the ENCLKOS signal is not requested, the CLKOS output is always active unless the PLL is placed into the standby mode. The ENCLKOS signal is active high.



10.3.9. ENCLKOS2 Input

The ENCLKOS2 signal is used to enable and disable the CLKOS2 output from a user signal. This enables designers to save power by stopping the CLKOS2 output when it is not used. Additionally, this signal allows the designer to synchronize CLKOS2 with another signal in the design. The ENCLKOS2 signal is optional and is only available when the PLL is configured with the CLKOS2 output and the Clock Enable ports options in IPexpress. If the PLL is configured with the CLKOS2 output enabled and the ENCLKOS2 signal is not requested, the CLKOS2 output is always active unless the PLL is placed into the standby mode. The ENCLKOS2 signal is active high.

10.3.10. ENCLKOS3 Input

The ENCLKOS3 signal is used to enable and disable the CLKOS3 output from a user signal. This enables designers to save power by stopping the CLKOS3 output when it is not used. Additionally, this signal allows the designer to synchronize CLKOS3 with another signal in the design. The ENCLKOS3 signal is optional and is only available when the PLL is configured with the CLKOS3 output and the Clock Enable ports options in IPexpress. If the ENCLKOS3 signal is not requested, the CLKOS3 output is always active unless the PLL is placed into the standby mode. The ENCLKOS3 signal is active high.

10.3.11. STDBY Input

The STDBY signal is used to put the PLL into a low power standby mode when it is not required. The STDBY port can be connected to the power controller so that the PLL enters the low power state when device is driven to the Standby mode. Alternatively, the STDBY port can be driven by user logic independent of the standby mode. The STDBY signal is optional and is only available if you selected the Standby ports option in IPexpress. The STDBY signal is active high.

10.3.12. PHASESEL Input

The PHASESEL[1:0] input is used to specify which PLL output port is affected by the dynamic phase adjustment ports. The settings available are shown in the Dynamic Phase Adjustment section of this document. The PHASESEL signal must be stable before the PHASESTEP signal is toggled. The PHASESEL signal is optional and is only available if you selected the Dynamic Phase ports option in IPexpress.

10.3.13. PHASEDIR Input

The PHASEDIR input is used to specify which direction the dynamic phase shift occurs, advanced (leading) or delayed (lagging). When PHASEDIR = 0 then the phase shift is delayed from the current clock by one step. When PHASEDIR = 1, then the phase shift is advanced from the current clock by one step. The PHASEDIR signal must be stable before the PHASESTEP signal is toggled. The PHASEDIR signal is optional and is only available if you selected the Dynamic Phase ports option in IPexpress.

10.3.14. PHASESTEP Input

The PHASESTEP signal is used to initiate the dynamic phase adjustment for the clock output port and in the direction specified by the PHASESEL and PHASEDIR inputs respectively. The PHASESTEP signal is optional and is only available if you selected the Dynamic Phase ports option in IPexpress.

10.3.15. CLKOP Output

CLKOP is the main clock output of the sysCLOCK PLL. This signal is always available by default and can be routed to the primary clock network of the chip. The CLKOP output can also be routed to top/bottom edge clocks. The CLKOP output can be phase-shifted either statically or dynamically and can also be used with the duty trim adjustment feature. The CLKOP signal output can either come from the CLKOP output divider or can bypass the PLL. When CLKOP is in the bypass mode the output divider can either be bypassed or used in the circuit.



10.3.16. CLKOS Output

The secondary clock output of the sysCLOCK PLL is the CLKOS signal. This signal is available when selected by the user and can be routed to the primary clock network of the device. The CLKOS output can also be routed to top and bottom edge clocks. The CLKOS output can be phase-shifted either statically or dynamically and can also be used with the duty trim adjustment feature. The CLKOS signal output can either come from the CLKOS output divider or can bypass the PLL. When CLKOS is in the bypass mode the output divider can either be bypassed or used in the circuit. The CLKOS signal is optional.

10.3.17. CLKOS2 Output

The CLKOS2 signal is another secondary clock output that is available in the sysCLOCK PLL. This signal is available when selected by the user and can be routed to the primary clock network of the chip. The CLKOS2 output cannot be routed to top and bottom edge clocks. The CLKOS2 output can be phase-shifted either statically or dynamically but does not have the duty trim adjustment feature. The CLKOS2 signal output can either come from the CLKOS2 output divider or can bypass the PLL. When CLKOS2 is in the bypass mode the output divider can either be bypassed or used in the circuit. The CLKOS2 signal is optional.

10.3.18. CLKOS3 Output

The CLKOS3 signal is another secondary clock output that is available in the sysCLOCK PLL. This signal is available when selected by the user and can be routed to the primary clock network of the chip. The CLKOS3 output cannot be routed to top/bottom edge clocks. The CLKOS3 output can be phase-shifted either statically or dynamically but does not have the duty trim adjustment feature. The CLKOS3 signal output can either come from the CLKOS3 output divider or can bypass the PLL. When CLKOS3 is in the bypass mode the output divider can either be bypassed or used in the circuit. The CLKOS3 signal is optional.

The CLKOS3 output also supports lower frequency outputs that require an output divider value larger than 128. This is accomplished by cascading the CLKOS2 and CLKOS3 output dividers. When used in this application the CLKOS2 output cannot be used as an independent clock output. A cascaded clock output cannot be used for the feedback signal of the PLL.

10.3.19. DPHSRC Output

The DPHSRC output is used to indicate whether the dynamic phase ports or the WISHBONE registers are being used for control of the dynamic phase adjustment feature. The dynamic phase ports are the PHASESEL, PHASEDIR, and PHASESTEP ports. The DPHSRC signal is optional and is available if you selected the Dynamic Phase ports option in IPexpress. If you did not select the Dynamic Phase ports option, the WISHBONE registers are used to set the dynamic phase adjustment feature by default.

10.3.20. LOCK Output

The LOCK output provides information about the status of the PLL. After the device is powered up and the input clock is valid, the PLL achieves lock within the specified lock time. Once lock is achieved, the PLL LOCK signal is asserted. You can assert the PLL LOCK output even if the indicated reference clock input does not have the same frequency as indicated on the IPexpress. The PLL phase detector detects input regularity and does not detect absolute frequency or duty cycle. However, it is not recommended to assert the PLL LOCK output in this condition because the outputs may have excessive jitter.

The LOCK can either be in the Normal Lock mode or the Sticky Lock mode. In the Normal Lock mode, the LOCK signal is asserted when the PLL determines it has achieved lock and de-asserted if a loss of lock is detected. In Sticky Lock mode, once the LOCK signal is asserted it stays asserted until the PLL reset is asserted or until the PLL is powered down. It is recommended to assert PLL RST to re-synchronize the PLL to the reference clock when the PLL loses lock. The LOCK signal is available to the FPGA routing to implement the generation of the RST signal if requested by the designer. The LOCK signal is optional and is available if you select the Provide PLL Lock signal option in IPexpress.



10.3.21. WISHBONE Ports

The WISHBONE parts are listed in Appendix D. PLL WISHBONE Bus Operation along with the description of how to use them. The WISHBONE ports are optional.

10.4. PLL Attributes

The PLL utilizes several attributes that allow the configuration of the PLL through source constraints and a preference file. The following section details these attributes and their usage.

10.4.1. FIN

The input frequency can be any value within the specified frequency range based upon the divider settings.

10.4.2. CLKI DIV, CLKFB DIV, CLKOP DIV, CLKOS DIV, CLKOS2 DIV, CLKOS3 DIV

These dividers determine the output frequencies of each of the output clocks. You are not allowed to input an invalid combination when using IPexpress. Valid combinations are determined by the input frequency, the dividers, and the PLL specifications.

The CLKOP_DIV value is calculated to maximize the FVCO within the specified range based upon the FIN and CLKOP_FREQ in conjunction with the CLKI_DIV and CLKFB_DIV values. This applies when the CLKOP output is used for the feedback signal. If another output is used for the feedback signal, then the corresponding output divider shall be calculated in this manner.

The output signals that are not used for the feedback signal use an output divider value based upon the VCO frequency and desired output frequency. The possible divider values for all these dividers are 1 to 128, though in some cases the full range is not allowed since it would violate the PLL specifications.

10.4.3. FREQUENCY_PIN_CLKI, FREQUENCY_PIN_CLKOP, FREQUENCY_PIN_CLKOS, FREQUENCY PIN CLOS2, FREQUENCY PIN CLKOS3

These input and output clock frequencies determine the divider values.

10.4.4. Frequency Tolerance – CLKOP, CLKOS, CLKOS2, CLKOS3

When the desired output frequency is not achievable, users may enter the frequency tolerance of the clock output.



11. MachXO3D PLL Primitive Definition

The PLL primitive can be instantiated in the source code of a design as defined in this section. Figure 11.1 and Table 11.1 show the EHXPLLJ definitions.




Figure 11.1. PLL Primitive Symbol

Table 11.1. PLL Primitive Port Definition

Port Name	1/0	Description
CLKI	1	Input clock to PLL
CLKFB	1	Feedback clock
PHASESEL[1:0]	1	Select which output is affected by Dynamic Phase adjustment ports
PHASEDIR	1	Dynamic Phase adjustment direction.
PHASESTEP	1	Dynamic Phase step – toggle shifts VCO phase adjust by one step
LOADREG	1	Dynamic Phase Load – toggle loads divider phase adjustment values into PLL
CLKOP	0	Primary PLL output clock (with phase shift adjustment)
CLKOS	0	Secondary PLL output clock (with phase shift adjust)
CLKOS2	0	Secondary PLL output clock2 (with phase shift adjust)
CLKOS3	0	Secondary PLL output clock3 (with phase shift adjust)
LOCK	0	PLL LOCK, asynchronous signal. Active high indicates PLL is locked to input and feedback signals.
INTLOCK	0	PLL internal LOCK, asynchronous signal. Active high indicates PLL lock using internal feedback.*
REFCLK	0	Output of reference clock mux
DPHSRC	0	Dynamic phase source – ports or WISHBONE is active
STDBY	1	Standby signal to power down the PLL
PLLWAKESYNC	1	PLL wake-up sync. Enable PLL to switch from internal to user feedback path when the PLL wakes up.*
RST	1	PLL Reset without resetting the M-divider. Active high reset.

© 2021-2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice



Port Name	1/0	Description
RESETM	1	PLL Reset - includes resetting the M-divider. Active high reset.
RESETC	1	Reset for CLKOS2 output divider only. Active high reset.
RESETD	1	Reset for CLKOS3 output divider only. Active high reset.
ENCLKOP	1	Clock Enable for CLKOP output
ENCLKOS	1	Clock Enable for CLKOS output – only available if CLKOS port is active
ENCLKOS2	1	Clock Enable for CLKOS2 output – only available if CLKOS2 port is active
ENCLKOS3	1	Clock Enable for CLKOS3 output – only available if CLKOS3 port is active
PLLCLK	1	PLL data bus clock input signal
PLLRST	1	PLL data bus reset. This resets only the data bus not any register values.
PLLSTB	1	PLL data bus strobe signal
PLLWE	1	PLL data bus write enable signal
PLLADDR [4:0]	1	PLL data bus address
PLLDATI [7:0]	1	PLL data bus data input
PLLDATO [7:0]	0	PLL data bus data output
PLLACK	0	PLL data bus acknowledge signal

^{*}Note: The PLLWAKWSYNC and INTLOCK primitive ports are not brought out to the module level when IPexpress is used to generate the PLL. The ports are tied off in the module. Test indicates that using these ports does not have a significant benefit.



12. Dynamic Phase Adjustment

The MachXO3D PLL supports dynamic phase adjustments through either the dynamic phase adjust ports or the WISHBONE interface using the following method. The WISHBONE interface is covered in more detail in Appendix D. PLL WISHBONE Bus Operation.

To use the dynamic phase adjustment feature, the PHASESEL[1:0], PHASEDIR, and PHASESTEP ports/signals are used. The DPHSRC port is also available and can be used to confirm that the correct signal source, the primitive ports, or WISHBONE signals, is selected prior to implementing the phase adjustment. The default setting when the dynamic phase ports are selected is to use the primitive ports for dynamic phase adjustments. The source for the dynamic phase adjustments can also be changed from the WISHBONE interface if desired using the MC1_DYN_SOURCE WISHBONE register. If you do not select the dynamic phase ports from the interface, then the WISHBONE signals are used for dynamic phase adjustments.

All four output clocks, CLKOP, CLKOS, CLKOS2, and CLKOS3, have the dynamic phase adjustment feature but only one output clock can be adjusted at a time. Table 12.1 shows the output clock selection settings available using the PHASESEL[1:0] signal. The PHASESEL signal must be stable before the PHASESTEP signal is toggled.

Table 12.1. PHASESEL Signal Settings Definitions

PHASESEL[1:0]	PLL Output Shifted
00	CLKOS
01	CLKOS2
10	CLKOS3
11	CLKOP

The selected output clock phase is either advanced or delayed depending upon the value of the PHASEDIR port or signal. Table 12.2 shows the PHASEDIR settings available. The PHASEDIR signal must be stable before the PHASESTEP signal is toggled.

Table 12.2. PHASEDIR Signal Settings Definitions

PHASEDIR	Direction
0	Delayed (lagging)
1	Advanced (leading)

Once the PHASESEL and PHASEDIR are set, the phase adjustment is made by toggling the PHASESTEP signal. Each pulse of the PHASESTEP signal generates a phase shift of one step. The PHASESTEP signal pulse must be initiated from a logic zero value and the phase shift is initiated on the negative edge of the PHASESTEP signal. The step size is specified in the equation below.

Step size = 45° / Output Divider

If the phase shift desired is larger than one step, the PHASESTEP signal can be pulsed several times to generate the desired phase shift. One step size is the smallest phase shift that can be generated by the PLL. The dynamic phase adjustment results in a glitch-free adjustment when delaying the output clock but glitches may result when advancing the output clock.

The timing diagram shown in Figure 12.1 describes the setup and hold timing requirements for PHASESEL[1:0] and PHASEDIR with respect to PHASESTEP, when dynamically changing the phase controls signals.






Figure 12.1. GPLL VCO Phase Rotation Timing Diagram



13. Frequency Calculation

The PLL can be used to synthesize a clock frequency that is needed in a design when the user board does not have the necessary frequency source. The synthesized frequency can be calculated using the equations listed below.

$$f_{OUT} = f_{IN} * N/M$$
 (1)
 $f_{VCO} = f_{OUT} * V$ (2)
 $f_{PFD} = f_{IN} / M = f_{FB} / N$ (3)

Where:

f_{OUT} is the output frequency.

 f_{IN} is the input frequency.

fVCO is the VCO frequency.

f_{PFD} is the PFD (Phase detector) Frequency.

f_{FB} is the Feedback signal Frequency.

N is the feedback divider (integer value shown in the IPexpress user interface).

M is the input divider (integer value shown in the IPexpress user interface).

V is the output divider (integer value shown in the IPexpress user interface).

These equations hold true for the clock output signal that is used for the feedback source to the PLL. Once the VCO frequency has been calculated from these equations, it can be used to calculate the remaining output clock signals using equation (2) above.

The equations listed above are valid provided that the divider value used for the output and feedback paths are equivalent. If they are not, then the equation (1) becomes more complex because the two dividers must be included.



14. Fractional-N Synthesis Operation

The MachXO3D sysCLOCK PLLs support high resolution (16-bit) fractional-N synthesis. Fractional-N frequency synthesis allows you to generate an output clock which is a non-integer multiple of the input frequency. The Fractional-N synthesis option is enabled in the IPexpress interface by checking the Enable box under the Fractional-N Divider heading and then entering a number between 0 and 65535 into the adjacent box. The value which is entered into the box is divided by 65536 to form the fractional part of the feedback divider (also called the N divider) value. The effective feedback divider value is given by the equation:

Neff =
$$N + (F/65536)$$
 (4)

Where:

N is the integer Feedback divider (shown in the IPexpress user interface).

F is the value entered into the Fractional-N synthesis box described above.

The output frequency is given by the equation:

$$f_{OUT} = (f_{IN}/M) * Neff$$
 (5)

Where:

f_{OUT} is the output frequency.

f_{IN} is the input frequency.

M is the input divider (shown in the IPexpress user interface).

The Fractional-N synthesis works by using a delta-sigma technique to approximate the fractional value that you entered. Therefore, using the Fractional-N synthesis option results in higher jitter of the PLL VCO and output clocks compared to using an integer value for the feedback divider. It is recommended that Fractional-N synthesis only be used if the N/M divider ratio is 4 or larger to prevent impacting the PLL jitter performance excessively. Fractional N jitter numbers are found in the sysCLOCK PLL Timing section of the MachXO3D Family Data Sheet (FPGA-DS-02026).



15. Low Power Features

The MachXO3D PLL contains several features that enable designers to minimize the power consumption of a design. These include dynamic clock enable and support for the standby mode.

15.1. Dynamic Clock Enable

The dynamic clock enable feature allows designers to turn off selected output clocks during periods when they are not used in the design. To support this feature, each output clock has an independent output enable signal that can be selected. The output enable signals are ENCLKOP, ENCLKOS, ENCLKOS2, and ENCLKOS3. When the Clock Enable Ports option is selected in the IPexpress interface, the output enable signal is brought out to the top-level ports of the PLL module for the CLKOP port and any other ports that are enabled in the IPexpress interface.

If an output is not enabled in the IPexpress interface, the ports for that selected output signal are not present in the module and that output is inactive.

15.2. Standby Mode

In order to minimize power consumption, the PLL can be shut down when it is not required by the application. The PLL can then be restarted when it is needed again and, after a short delay to allow the PLL to lock to the feedback signal, the output clocks is reactivated. To support this mode the Standby Ports option is selected in the IPexpress interface. This causes the STDBY signal to be brought out to the top level of the PLL module. Placing the PLL into the Standby mode powers down the PLL and causes all the outputs to be disabled.

The PLL enters the Standby mode when the STDBY signal is driven high and the outputs are driven low. The STDBY port can be connected to the power controller so that the PLL enters the low power state when device is driven to the Standby mode. Alternatively, the STDBY port can be driven by user logic independent of the Standby mode.

The PLL wakes up from the Standby mode when the STDBY signal is driven low. When waking up from Standby mode, the PLL automatically locks to the external feedback signal that is originally selected prior to entering Standby mode. The PLL locks to the external feedback signal after a maximum time delay of tLOCK. When the PLL achieves lock to the external feedback signal, the LOCK signal is asserted high to indicate that it is locked.



16. Configuring the PLL Using IPexpress

IPexpress is used to create and configure a PLL. Designers can select the parameters for the PLL using the graphical user interface. This process results in an HDL model that is used in the simulation and synthesis flow.

Figure 16.1 shows the main window when the PLL is selected in Lattice Diamond®. For an example of the equivalent screen in Diamond, see Figure E.1 in Appendix E. MachXO3D Device Usage with Lattice Diamond Design Software.

If IPexpress is opened as a stand-alone tool, then it is necessary to supply the additional parameters shown on this screen. After entering the module name of choice, clicking on the Customize button opens the Configuration tab window as shown in Figure 16.2




Figure 16.1. IPexpress Main Window for PLL Module

16.1. Configuration Tab

The Configuration tab lists all user-accessible attributes with default values set. Upon completion, clicking on the Generate button generates the source.

16.2. Configuration Modes

There are two modes that can be used to configure the PLL in the Configuration Tab: Frequency Mode and Divider Mode.

16.2.1. Frequency Mode

In this mode, you enter the input and output clock frequencies and IPexpress calculates the divider settings. After input and output frequencies are entered, clicking the Calculate button displays the divider values and actual frequencies.

© 2021-2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



If the output frequency entered is not achievable, the nearest frequency is displayed in the *Actual* text box and an error message is displayed. You can also enter a tolerance value in percent. When the Calculate button is pressed, the calculation is considered accurate if the result is in the entered tolerance range.

If an entered value is out of range, it is displayed in red and an error message is displayed after the Calculate button is used.

16.2.2. Divider Mode:

In this mode, you set the input frequency and the divider settings. Choose the CLKOP divider value to maximize the frequency of the VCO within the acceptable range as specified in MachXO3D Family Data Sheet (FPGA-DS-02026).

If the combination of entered values results in an invalid PLL configuration, you are prompted by a text box to change the value with a suggestion for the value that is out of range.




Figure 16.2. MachXO3D PLL Configuration Tab



Table 16.1. User Parameters in the IPexpress Interface

User Parameter	Description	Range	Default
Frequency Mode	User enters desired CLKI and CLKOP frequency	ON/OFF	ON
Divider Mode	User enters desired CLKI frequency and divider settings	ON/OFF	OFF
CLKI	Frequency	7 to 400 MHz	100 MHz
	Divider	1 to 40	1
CLKFB	Feedback mode	CLKOP, CLKOS, CLKOS2, CLKOS3, INT_OP, INT_OS, INT_OS2, INT_OS3, UserClock	CLKOP
	Fractional-N divider enable	ON/OFF	OFF
	Fractional-N divider	0 to 65535	0
Output Port Selections	Dynamic phase ports	ON/OFF	OFF
	Clock enable ports	ON/OFF	OFF
	Standby ports	ON/OFF	OFF
	Enable Clock Select	ON/OFF	OFF
PLL Reset Options	Provide PLL reset	ON/OFF	OFF
	Provide PLLM reset	ON/OFF	OFF
	Provide CLKOS2 reset	ON/OFF	OFF
	Provide CLKOS3 reset	ON/OFF	OFF
Lock Settings	Provide PLL LOCK signal	ON/OFF	OFF
	PLL LOCK is "sticky"	ON/OFF	OFF
WISHBONE Bus	Provide WISHBONE ports	ON/OFF	OFF
CLKOP	Bypass	ON/OFF	OFF
	Clock Divider (in Bypass mode only)	ON/OFF	OFF
	Desired frequency	3.125 to 400 MHz	100 MHz
	Tolerance (%)	0.0, 0.1, 0.2, 0.5, 1.0, 2.0, 5.0, 10.0	0.0
	Divider	1-128	8
	Actual frequency (read only)	-	_
	Static phase shift (degrees)	0°, 45°, 90°, 135°, 180°, 225°, 270°, 315°	0°
	Rising edge trim	ON/OFF	OFF
	Falling edge trim	ON/OFF	OFF
	Delay multiplier	0, 1, 2, 4	0
CLKOS	Enable	ON/OFF	OFF
	Bypass	ON/OFF	OFF
	Clock divider (in Bypass mode only)	ON/OFF	OFF
	Desired frequency	0.024 – 400 MHz	100 MHz
	Tolerance (%)	0.0, 0.1, 0.2, 0.5, 1.0, 2.0, 5.0, 10.0	0.0
	Divider	1-128	8
	Actual frequency (read only)	_	_
	Static phase shift (degrees)	0°, 45°, 90°, 135°, 180°, 225°, 270°, 315°	0°
	Rising edge trim	ON/OFF	OFF
	Falling edge trim	ON/OFF	OFF
	Delay multiplier	0, 1, 2, 4	0



User Parameter	Description	Range	Default
	Enable	ON/OFF	OFF
	Bypass	ON/OFF	OFF
	Clock divider (in Bypass mode only)	ON/OFF	OFF
	Desired frequency	0.024 to 400 MHz	100 MHz
CLKOS2	Tolerance (%)	0.0, 0.1, 0.2, 0.5, 1.0, 2.0, 5.0, 10.0	0.0
	Divider	1-128	8
	Actual frequency (read only)	_	_
	Static phase shift (degrees)	0°, 45°, 90°, 135°, 180°, 225°, 270°, 315°	0°
	Enable	ON/OFF	OFF
	Bypass	ON/OFF	OFF
	Clock divider (in Bypass mode only)	ON/OFF	OFF
CLKOC3	Desired frequency	0.024 – 400 MHz	100 MHz
CLKOS3	Tolerance (%)	0.0, 0.1, 0.2, 0.5, 1.0, 2.0, 5.0, 10.0	0.0
	Divider	1-128	8
	Actual frequency (read only)	_	
	Static phase shift (degrees)	0°, 45°, 90°, 135°, 180°, 225°, 270°, 315°	0°

16.3. IPexpress Output

There are two IPexpress output files that are important for use in the design. The first is the <module_name.[v|vhd] file. This is the user-named module that is generated by IPexpress. This file is meant to be used in both the synthesis and simulation flows. The second is a template file, <module_name>_tmpl.[v|vhd]. This file contains a sample instantiation of the module. This file is provided for you to copy/paste the instance and is not intended to be used in the synthesis or simulation flows directly.

IPexpress sets attributes in the HDL module for the PLL that are specific to the data rate selected. Although these attributes can be easily changed, they should only be modified by re-running the interface so that the performance of the PLL is maintained. After the MAP stage in the tool flow, FREQUENCY preferences are included in the preference file to automatically constrain the clocks produced by the PLL.



16.4. Use of the Spreadsheet View

Clock preferences can be set in the Pre-MAP Spreadsheet View. Figure 16.3 shows an example screen shot. The Quadrant and DCS/Pure columns are not applicable to the MachXO3D device.




Figure 16.3. Spreadsheet View Example

39



17. PLL Reference Clock Switch (PLLREFCS)

The MachXO3D PLL reference clock can optionally be switched between two different clock sources if desired.

To use this feature, the PLLREFCS primitive must be instantiated in the design. The PLLREFCS can only be used with the PLL.

When the reference clock is switched, the PLL may lose lock for some period of time. In this case, it can take up to the tLOCK time specified in MachXO3D Family Data Sheet (FPGA-DS-02026) to re-acquire lock. It is recommended that the PLL be reset when switching between reference clock signals, which are at different frequencies.

The PLLREFCS primitive can be instantiated in the source code of a design as defined in this section. Figure 17.1 and Table 17.1 show the PLLREFCS definitions.




Figure 17.1. PLLREFCS Primitive Symbol

Table 17.1. PLLREFCS Primitive Port Definition

Port Name	1/0	Description
CLK0	NO	CLKO
CLK1	NO	CLK1
SEL	NO	SEL
		− SEL = 0 CLK0 input is selected
		− SEL = 1 CLK1 input is selected
PLLCSOUT	NO	PLLCSOUT

17.1. PLLREFCS Declaration in VHDL Source Code

Library Instantiation

```
library machxo3d;
use machxo3d.all;
```

Component Declaration

PLLREFCS Instantiation

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice FPGA-TN-02070-1



17.2. PLLREFCS Usage with Verilog Source Code

Component Declaration

```
module PLLREFCS (CLK0, CLK1, SEL, PLLCSOUT);
input CLK0;
input CLK1;
input SEL;
output PLLCSOUT;
endmodule
```

PLLREFCS Instantiation

```
PLLREFCS I1(.CLK0 (CLK0),
.CLK1 (CLK1),
.SEL (SEL),
.PLLCSOUT (PLLCSOUT));
```



18. Internal Oscillator (OSCJ)

The MachXO3D device has an internal oscillator that can be used as a clock source in a design. On the MachXO3D device, the internal oscillator accuracy is +/- 5% (nominal). This oscillator could be used as a clock source for applications that do not require a higher degree of accuracy in the clock. In addition, it could provide a clock source for ESB.

The internal oscillator of the MachXO3D remains active to the user logic during transparent configuration. The clock provided by the internal oscillator to the fabric does not stop nor is it influenced while the oscillator is also being used internally for background configuration. Although only one internal oscillator is within the MachXO3D device, the user and configuration clocks are sourced from independent clock dividers and resources.

As one general clock source, the oscillator output "OSC" is routed through a divider to provide a flexible clock frequency source. The available output frequencies are shown in Table 18.3.

Aside for it, another output port, *OSCESB*, can be connected to the input clock of ESB and provide one clock source with the fixed frequency of 66.5 MHz.

18.1. OSCJ Primitive Definition

The OSCJ primitive can be instantiated in the source code of a design as defined in this section. Figure 18.1 and Table 18.1 through Table 18.3 show the OSCJ definitions.



Figure 18.1. OSCJ Primitive Symbol

Table 18.1. OSCJ Primitive Port Definition

Port Name	1/0	Description
		Standby – power down the oscillator in
STDBY	1	standby mode
31001	'	- STDBY = 0 OSC output is active
		- STDBY = 1 OSC output is OFF
OSC	0	Clock output port
SEDSTDBY	0	Standby – power down SED clock*
OSCESB	0	Oscillator clock output connected to input clock of ESB primitive. The
		frequency is fixed at 66.5MHz

^{*}Note: This output is used to notify the SED block that the oscillator shuts down when the device goes into standby. Only required for simulation purposes.

Table 18.2. OSCJ Primitive Attribute Definition

Name	Description	Value	Default
Nominal Frequency (MHz)	NOM FREQ	2.08, 2.15, 2.22, 66.5, 88.67, 133.0	2.08 MHz
	NOIVI_FKLQ	(See Table 18.3 for a complete listing)	2.08 1411 12

© 2021-2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice



Table 18.3. OSCJ Supported Frequency Settings

2.08	4.16	8.31	16.63
2.15	4.29	8.58	17.73
2.22	4.43	8.87	19.00
2.29	4.59	9.17	20.46
2.38	4.75	9.50	22.17
2.46	4.93	9.85	24.18
2.56	5.12	10.23	26.60
2.66	5.32	10.64	29.56
2.77	5.54	11.08	33.25
2.89	5.78	11.57	38.00
3.02	6.05	12.09	44.33
3.17	6.33	12.67	53.20
3.33	6.65	13.30	66.50
3.50	7.00	14.00	88.67
3.69	7.39	14.78	133.00
3.91	7.82	15.65	

The NOM_FREQ attribute setting must match the value in the table or the software issues a warning message and ignore the attribute value.

The STDBY port can be used to power down the oscillator when it is not being used. This port can be connected to a user signal or an I/O pin. You must insure that the oscillator is not turned off when it is needed for operations such as WISHBONE bus operations, SPI or I2C configuration, SPI or I2C user mode operations, background Flash/NVCM updates or SED.

18.2. OSCJ Declaration in VHDL Source Code

Library Instantiation

```
library machxo3d;
use machxo3d.all;
```

Component and Attribute Declaration

OSCJ Instantiation

```
OSCInst0: OSCJ
-- synthesis translate_off
GENERIC MAP( NOM_FREQ => "2.56" )
-- synthesis translate_on
PORT MAP (STDBY=> stdby,
OSC => osc_int,
SEDSTDBY => stdby_sed,
OSCESB => osc_esb
```

© 2021-2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



);

18.3. OSCJ Instantiation in Verilog Source Code

```
// Internal Oscillator
// defparam OSCJ_inst.NOM_FREQ = "2.08";// This is the default frequency
defparam OSCJ_inst.NOM_FREQ = "24.18";

OSCJ OSCJ_inst( .STDBY(1'b0), // 0=Enabled, 1=Disabled
// also Disabled with Bandgap=OFF
.OSC(osc_clk),
.SEDSTDBY(), // this signal is not required if not using SED
.OSCESB());
```



Appendix A. Primary Clock Sources and Distribution




Figure A.1. MachXO3D Primary Clock Sources and Distribution

Note: MachXO3D devices have eight global primary clocks. Each primary clock is driven out the top and bottom of the Primary Clock Center Switch Box. The top and bottom drivers must use the same clock source for each primary clock.




Figure A.2. MachXO3D Primary Clock Muxes

© 2021-2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Appendix B. Edge Clock Sources and Connectivity




Figure B.1. MachXO3D Edge Clock Sources and Connectivity

Note:

The edge clock muxes ECLKO MUX and ECLK1 MUX are routing resources available to the software. There is no dynamic switching between inputs on these muxes. To dynamically switch between edge clock drivers, the ECLKBRIDGECS element must be instantiated in the design.






Figure B.2. MachXO3D Edge Clock Bridge Sources and Connectivity

Notes:

- 1. The edge clock bridge allows a single clock signal to drive both the top and bottom edge clock with minimal skew. It can also be used where switching between the clock sources is desired.
- 2. To use the edge clock bridge the ECLKBRIDGECS primitive must be instantiated in the design. There are two ECLKBRIDGECS resources available in devices that have an edge clock bridge.



Appendix C. Clock Preferences

A few key clock preferences are introduced below. Refer to the 'Help' file for other preferences and detailed information.

FREQUENCY

The following physical preference assigns a frequency of 100 MHz to a net named clk1:

```
FREQUENCY NET "clk1" 100 MHz;
```

The following preference specifies a hold margin value for each clock domain:

```
FREQUENCY NET "RX_CLKA_CMOS_c" 100.000 MHz HOLD_MARGIN 1 ns;
```

MAXSKEW

The following preference assigns a maximum skew of 5 ns to a net named NetB:

```
MAXSKEW NET "NetB" 5 NS;
```

MULTICYCLE

The following command multicycles from R_REG1 to R_REG3:

```
MULTICYCLE FROM CELL "R_REG1" TO CELL "R_REG3" 2 X ;
```

PERIOD

The following preference assigns a clock period of 30 ns to the port named Clk1:

```
PERIOD PORT "Clk1" 30 NS;
```

PROHIBIT

The following preference prohibits the use of a primary clock to route a clock net named bf clk:

```
PROHIBIT PRIMARY NET "bf_clk";
```

The following preference prohibits the use of a secondary high fan-out net to route a clock net named bf_clk:

```
PROHIBIT SECONDARY NET "bf_clk";
```

PROHIBIT_BOTH

When this setting is selected it causes Design Planner to generate both the PROHIBIT PRIMARY NET net_name and PROHIBIT SECONDARY NET net_name.

USE PRIMARY

Use a primary clock resource to route the specified net:

```
USE PRIMARY NET clk_fast;
USE PRIMARY DCCA NET "bf_clk";
USE PRIMARY PURE NET "bf clk" QUADRANT TL;
```

USE SECONDARY

Use a secondary high fan-out net resource to route the specified net:

```
USE SECONDARY NET "clk lessfast" QUADRANT TL;
```

USE EDGE

Use an edge clock resource to route the specified net. The net must be eligible for routing using the edge clock resources.

```
USE EDGE NET "clk_fast";
```

EDGE2EDGE

Use the ECLK bridge resource to route the specified net. The net must be eligible for routing using the edge clock resources.

```
USE EDGE2EDGE NET "clk_fast";
```

CLOCK_TO_OUT

This preference specifies a maximum allowable output delay relative to a clock.

Here are two preferences using both the CLKPORT and CLKNET keywords showing the corresponding scope of TRACE reporting.

The CLKNET stops tracing the path before the PLL, so you do not get PLL compensation timing numbers.

```
CLOCK TO OUT PORT "RxAddr 0" 6.000000 ns CLKNET "pll rxclk";
```



The above preference yields the following clock path:

```
Clock path pll_inst/pll_utp_0_0 to PFU_33:
NameFanoutDelay (ns)Site Resource
ROUTE 49 2.892ULPPLL.MCLK toR3C14.CLK0 pll_rxclk
------
2.892 (0.0% logic, 100.0% route), 0 logic levels.
```

If CLKPORT is used, the trace is complete back to the clock port resource and provides PLL compensation timing numbers.

```
CLOCK_TO_OUT PORT "RxAddr_0" 6.000000 ns CLKPORT "RxClk";
```

The above preference yields the following clock path:

```
Clock path RxClk to PFU_33:

NameFanoutDelay (ns)Site Resource

IN_DEL--- 1.431 D5.PAD toD5.INCK RxClk

ROUTE 1 0.843 D5.INCK toULPPLL.CLKIN RxClk_c

MCLK_DEL--- 3.605 ULPPLL.CLKIN to ULPPLL.MCLK

pll_inst/pll_utp_0_0

ROUTE492.892 ULPPLL.MCLK toR3C14.CLK0 pll_rxclk

------

8.771 (57.4% logic, 42.6% route), 2 logic levels.
```

INPUT_SETUP

This preference specifies a setup time requirement for input ports relative to a clock net.

```
INPUT_SETUP PORT "datain" 2.0000000 ns HOLD 1.0000000 ns CLKPORT "clk"
PLL_PHASE_BACK;
```

PLL_PHASE_BACK

This preference is used with INPUT_SETUP when a user needs a trace calculation based on the previous clock edge.

This preference is useful when setting the PLL output phase adjustment. Since there is no negative phase adjustment provided, the PLL_PHASE_BACK preference works as if negative phase adjustment is available.

For example:

If phase adjustment of -90° of CLKOS is desired, a user can set the phase to 270° and set the INPUT_SETUP preference with PLL_PHASE_BACK.

PLL_PHASE_BACK Usage in Spreadsheet View

The Pre-Map Preference Editor can be used to set the PLL_PHASE_BACK attribute. To set the PLL_PHASE_BACK attribute:

- 1. Open the tool in Spreadsheet View.
- 2. In the Spreadsheet View window, select the Timing Preferences tab.

The INPUT_SETUP/CLOCK_TO_OUT preference in Timing Preferences window with the PLL phase back feature is shown in Figure C.1.

© 2021-2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.






Figure C.1. Timing Preferences/INPUT_SETUP, CLOCK_TO_OUT Preference Window



Appendix D. PLL WISHBONE Bus Operation

The MachXO3D PLL operating parameters can be changed dynamically via the Embedded Function Block's (EFB's) WISHBONE bus. You must instantiate the EFB block in their design to use this feature. The user logic's WISHBONE bus is then connected to the EFB block. A hard-wired PLL Data Bus is used to communicate between the EFB and the PLL. See Using Hardened Control Functions in MachXO3D Devices (FPGA-TN-02091) for more information about the using the EFB block in a design.

The PLL Data Bus on the PLL module provides support for functional simulation of this operation. You must connect the PLL Data Bus to the EFB in their HDL design in order for simulation to work properly. The PLL Data Bus ports and the corresponding EFB PLL Bus port connections are listed in Table D.1.

Table D.1. PLL Data Bus Port Definitions

PLL Port Name	1/0	Description	EFB Port Name
PLLCLK	_	PLL data bus clock input signal	pll_bus_o[16]
PLLRST	_	PLL data bus reset. This resets only the data bus, not any register values.	pll_bus_o[15]
PLLSTB	I	PLL data bus strobe signal.	pll_bus_o[14]
PLLWE	I	PLL data bus write enable signal	pll_bus_o[13]
PLLADDR [4:0]	I	PLL data bus address	pll_bus_o[12:8]
PLLDATI [7:0]	I	PLL data bus data input	pll_bus_o[7:0]
PLLDATO [7:0]	0	PLL data bus data output	pll_bus_i[8:1]
PLLACK	0	PLL data bus acknowledge signal	pll_bus_i[0]

D.1. PLL Architecture

The MachXO3D PLL has four output sections with flexible configuration settings to support a variety of different applications. IPexpress is able to support most of the common PLL configurations, but for those users with more complex needs the WISHBONE bus can be used to change the PLL configuration, which allows for more advanced support options.

Each of the four PLL output sections have similar configuration options. Each output section is assigned a letter designator; A for the CLKOP output, B for the CLKOS output, C for the CLKOS2 output, and D for the CLKOS3 output section. Within each of the four output sections, there are three signal selection muxes, which are used to control the PLL configuration. A diagram of the A output section is shown in Figure D.1. The B output section is the same as the A section except the muxes are labeled B0, B1, and B2. The C and D sections are similar with muxes labeled C0, C1, C2, D0, D1, and D2. The C and D sections have the Phase Adjust block but not the Edge Trim feature.

Note:

A1 Mux does not exist in the CLKOP path, but is shown to illustrate the corresponding B1, C1 and D1 Mux location. See Figure 10.1.






Figure D.1. PLL CLKOP Output Section

The EFB WISHBONE register map for the PLL registers is shown in Table D.2 (add 0x20 for the corresponding locations to access an optional second MachXO3D PLL).

Table D.2. EFB WISHBONE Locations for PLL Registers

Reg.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	
0	MC1_DIVFBK_FRA	AC[7:0]	ı		ı				
1	MC1_DIVFBK_FRAC[15:8]								
2	MC1_LOADREG	MC1_DELA[6:0]							
3	MC1_PLLPDN	MC1_DELB[6:0]							
4	MC1_WBRESET	MC1_DELC[6:0]							
5	MC1_USE_DESI	MC1_DELD[6:0]							
6	MC1_REFIN_RES ET	MC1_DIVA[6:0]							
7	MC1_PLLRST_EN A	MC1_DIVB[6:0]							
8	MC1_MRST_ENA	MC1_DIVC[6:0]							
9	MC1_STDBY	MC1_DIVD[6:0]							
Α	MC1_ENABLE_SY NC	MC1_PHIB[2:0]			MC1_INT_LOCK_ STICKY	MC1_PHIA[2:0]			
В	MC1_DCRST_EN A	MC1_PHID[2:0]			MC1_RESERVED2	MC1_PHIC[2:0]			
С	MC1_DDRST_EN A	MC1_SEL_OUTB[2:0]		MC1_INTFB	MC1_SEL_OUTA[2:0]			
D	MC1_LOCK[1:0]		MC1_SEL_OUTC[2:	0]	MC1_SEL_OUTD[2:0]				
E	MC1_SEL_DIVA[1	:0]	MC1_SEL_DIVB[1:0)]	MC1_SEL_DIVC[1:0] MC1_SEL_DIVD[1:0]			:0]	
F	MC1_CLKOP_TRI	M[3:0]			MC1_CLKOS_TRIM[3:0]				
10	MC1_DYN_SOUR CE	MC1_LOCK_SEL[2:0]]		MC1_ENABLE_CLK[3:0]				
11	MC1_TRIMOS3_ BYPASS_N	MC1_TRIMOS2_BYP ASS_N	MC1_TRIMOS_BYP ASS_N	MC1_TRIMOP_BYP ASS_N	MC1_DYN_SEL[1:0	0]	MC1_DIRECTION	MC1_ ROTATE	
12	MC1_LF_RESGR ND	MC1_SEL_REF1[2:0]			MC1_EN_UP	MC1_SEL_REF2[2	2:0]		
13	MC1_DIVFBK_OR	DER[1:0]	MC1_CLKMUX_FB[1:0]	MC1_SEL_FBK[3:0]			
14	MC1_GMC_RESE T	MC1_DIVREF[6:0]							
15	MC1_FORCE_VFI LTER	MC1_DIVFBK[6:0]	MC1_DIVFBK[6:0]						
16	MC1_LF_PRESET	MC1_LF_RESET	MC1_TEST_ICP	MC1_EN_FILTER_O PAMP	MC1_FLOAT_ ICP	MC1_GPROG[2:0]		

© 2021-2024 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.
All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice



Reg.	Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0
	MC1_KPROG[2:0]			MC1_IPROG[4:0]				
18	MC1_GMC_PRES ET	MC1_RPROG[6:0]						
19	MC1_GMCREF_SEL[1:0] MC1_MFGOUT2_SEL[2:0]					MC1_MFGOUT1_	_SEL[2:0]	
1A	MC1_GMCSEL[3:0	D]			MC1_VCO_ BYPASS_D0	MC1_VCO_BYPA SS_C0	MC1_VCO_BYPA SS_B0	MC1_VC O_ BYPASS _A0
1B	MC1_RESERVED[4	4:0]				MC1_EN_PHI	MC1_DPROG[1:0	
1C	RESERVED							LOCK_S TS

Note: Registers 0 through 11 are user accessible registers. The remaining registers are reserved for Lattice use or read-only access.



Table D.3. PLL Register Descriptions

Register Name	Register Addr (Hex)	Size (Bits)	Description	Default Value	User Access	interface Access
MC1_DIVFBK_FRAC[15:0]	0[7:0] 1[7:0]	16	Fractional-N divider value. Fractional-N divider is equal to this value / 65536.	0	Yes	Yes
MC1_LOADREG	2[7]	1	Only valid if MC1_DYN_PHASE=0. Command to start a divider output phase shift on negative edge of MC1_LOADREG bit. The divider output phase shift for CLKOP occurs if the MC1_DIVA and MC1_DELA values are not the same. A CLKOS divider output phase shift occurs if the MC1_DIVB and MC1_DELB values are not the same. A CLKOS2 divider output phase shift occurs if the MC1_DIVC and MC1_DELC values are not the same. A CLKOS3 divider output phase shift occurs if the MC1_DIVD and MC1_DELD values are not the same.	0	Yes	N/A
MC1_PLLPDN	3[7]	1	Power down the PLL when not used. Software automatically sets this to '1' when the PLL is used in a design and to '0' if the PLL is not used. 0 = Power down PLL. 1 = PLL powered up.	1	Yes	Yes automatic
MC1_WBRESET	4[7]	1	PLL reset from Wishbone – Equivalent to the RESETM port operation. 0 = PLL normal operation. 1 = PLL reset active.	0	Yes	No
MC1_USE_DESI	5[7]	1	Controls whether the Fractional-N divider is used. 0 = PLL normal operation. 1 = Use Fractional-N divider.	0	Yes	Yes
MC1_REFIN_RESET	6[7]	1	Controls whether the PLL is automatically reset when the input clock reference is switched using the PLLREFCS primitive 0 = Do not reset PLL. 1 = Automatically reset PLL if input switches.	0	Yes	No
MC1_PLLRST_ENA	7[7]	1	Enable the PLLRESET port. 0 = PLLRESET port not active. 1 = PLLRESET port is enabled.	0	Yes	Yes
MC1_STDBY	9[7]	1	Enable the STDBY port on PLL 0 = STDBY port not active. 1 = STDBY port is enabled.	0	Yes	Yes
MC1_ENABLE_SYNC	A[7]	1	Enable synchronous disable/enable of secondary clocks CLKOS, CLKOS2, CLKOS3 with respect to CLKOP. 0 = Synchronous disable/enable not active. 1 = Synchronous disable/enable is active.	0	Yes	No
MC1_DCRST_ENA	B[7]	1	Enable the RESETDC port – CLKOS2 reset. 0 = RESETDC port not active. 1 = RESETDC port is enabled.	0	Yes	Yes
MC1_DDRST_ENA	C[7]	1	Enable the RESETDD port – CLKOS3 reset. 0 = RESETDD port not active. 1 = RESETDD port is enabled.	0	Yes	Yes



Register Name	Register Addr (Hex)	Size (Bits)	Description	Default Value	User Access	interface Access
MC1_DELA[6:0]	2[6:0]	7	CLKOP section Delay value for coarse phase adjustments. For zero delay, this value should be equal to the value of MC1_DIVA[6:0].	7	Yes	Yes
MC1_DELB[6:0]	3[6:0]	7	CLKOS section Delay value for coarse phase adjustments. For zero delay, this value should be equal to the value of MC1_DIVB[6:0].	7	Yes	Yes
MC1_DELC[6:0]	4[6:0]	7	CLKOS2 section Delay value for coarse phase adjustments. For zero delay, this value should be equal to the value of MC1_DIVC[6:0].	7	Yes	Yes
MC1_DELD[6:0]	5[6:0]	7	CLKOS3 section Delay value for coarse phase adjustments. For zero delay, this value should be equal to the value of MC1_DIVD[6:0].	7	Yes	Yes
MC1_DIVA[6:0]	6[6:0]	7	CLKOP section output divider setting equal to the Divide value - 1.	7	Yes	Yes
MC1_DIVB[6:0]	7[6:0]	7	CLKOS section output divider setting equal to the Divide value - 1.	7	Yes	Yes
MC1_DIVC[6:0]	8[6:0]	7	CLKOS2 section output divider setting equal to the Divide value - 1.	7	Yes	Yes
MC1_DIVD[6:0]	9[6:0]	7	CLKOS3 section output divider setting equal to the Divide value - 1.	7	Yes	Yes
MC1_PHIA[2:0]	A[2:0]	3	Select the VCO phase shift (0-7) for CLKOP. Each tap represents 45-degree shift of the VCO.	0	Yes	Yes
MC1_PHIB[2:0]	A[6:4]	3	Select the VCO phase shift (0-7) for CLKOS. Each tap represents 45-degree shift of the VCO.	0	Yes	Yes
MC1_PHIC[2:0]	B[2:0]	3	Select the VCO phase shift (0-7) for CLKOS2. Each tap represents 45-degree shift of the VCO.	0	Yes	Yes
MC1_PHID[2:0]	B[6:4]	3	Select the VCO phase shift (0-7) for CLKOS3. Each tap represents 45-degree shift of the VCO.	0	Yes	Yes
MC1_INT_LOCK_STICKY	A[3]	1	Sets internal lock to be sticky or not. Sticky lock stays high once lock is achieved until the PLL is reset or powered down. Internal lock is not used in the PLL. 0 = Internal lock normal operation. 1 = Internal lock sticky operation.	1	Yes	Not used
MC1_RESERVED2	B[3]	1	Not used.	N/A	N/A	N/A
MC1_SEL_OUTA[2:0]	C[2:0]	3	Mux A2 select value for CLKOP output. Can be used to cascade dividers if desired. 000 = DIVA output to CLKOP. 001 = DIVB output to CLKOP. 010 = DIVC output to CLKOP. 101 = DIVD output to CLKOP. 100 = REFCLK output to CLKOP (same as bypass mode without using any clock divider). Other values are for Lattice internal use only.	000	Yes	No



Register Name	Register Addr (Hex)	Size (Bits)	Description	Default Value	User Access	interface Access
MC1_SEL_OUTB[2:0]	C[6:4]	3	Mux B2 select value for CLKOS output. Can be used to cascade dividers if desired. 000 = DIVB output to CLKOS. 001 = DIVC output to CLKOS. 010 = DIVD output to CLKOS. 011 = DIVA output to CLKOS. 100 = REFCLK output to CLKOS (same as bypass mode without using any clock divider). Other values are for Lattice internal use only.	000	Yes	No
MC1_SEL_OUTC[2:0]	D[5:3]	3	Mux C2 select value for CLKOS2 output. Can be used to cascade dividers if desired. 000 = DIVC output to CLKOS2. 001 = DIVD output to CLKOS2. 010 = DIVA output to CLKOS2. 011 = DIVB output to CLKOS2. 100 = REFCLK output to CLKOS2 (same as bypass mode without using any clock divider). Other values are for Lattice internal use only.	000	Yes	No
MC1_SEL_OUTD[2:0]	D[2:0]	3	Mux D2 select value for CLKOS3 output. Can be used to cascade dividers if desired. 000 = DIVD output to CLKOS3. 001 = DIVA output to CLKOS3. 010 = DIVB output to CLKOS3. 011 = DIVC output to CLKOS3. 100 = REFCLK output to CLKOS3 (same as bypass mode without using any clock divider). Other values are for Lattice internal use only.	000	Yes	No
MC1_INTFB	C[3]	1	Use the PLL internal feedback for initial PLL lock. Used with INTLOCK and PLLWAKESYNC ports. NOT RECOMMENDED to change this. 0 = PLL internal feedback is not used. 1 = Use PLL internal feedback.	0	Yes	No
MC1_LOCK[1:0]	D[7:6]	2	Frequency lock-detector resolution or sensitivity. 00 = +/- 250 ppm 01 = +/- 1000 ppm 10 = +/- 4000 ppm 11 = +/- 16000 ppm	00	Yes	No
MC1_SEL_DIVA[1:0]	E[7:6]	2	Mux A1 select value for input to DIVA (CLKOP). Can be used to cascade dividers if desired. 00 = MUX A0 output. 01 = DIVD (CLKOS3) output. 10 = DIVB (CLKOS) output. 11 = DIVC (CLKOS2) output.	00	Yes	No



Register Name	Register Addr (Hex)	Size (Bits)	Description	Default Value	User Access	interface Access
MC1_SEL_DIVB[1:0]	E[5:4]	2	Mux B1 select value for input to DIVB (CLKOS). Can be used to cascade dividers if desired. 00 = MUX B0 output. 01 = DIVA (CLKOP) output. 10 = DIVD (CLKOS3) output. 11 = DIVC (CLKOS2) output.	00	Yes	No
MC1_SEL_DIVC[1:0]	E[3:2]	2	Mux C1 select value for input to DIVC (CLKOS2). Can be used to cascade dividers if desired. 00 = MUX C0 output. 01 = DIVA (CLKOP) output. 10 = DIVB (CLKOS) output. 11 = DIVD (CLKOS3) output.	00	Yes	No
MC1_SEL_DIVD[1:0]	E[1:0]	2	Mux D1 select value for input to DIVD (CLKOS3). Can be used to cascade dividers if desired. 00 = MUX D0 output. 01 = DIVA (CLKOP) output. 10 = DIVB (CLKOS) output. 11 = DIVC (CLKOS2) output.	00	Yes	No
MC1_CLKOP_TRIM[3:0]	F[7:4]	4	CLKOP output trimming control. Bit 3 of TRIM[3:0] sets the edge to be affected. TRIM[3] = 0 sets Falling edge trim active. TRIM[3] = 1 sets Rising edge trim active. TRIM[2:0] is a one hot signal. TRIM[2:0] = 001 sets 70 ps trim. TRIM[2:0] = 010 sets 140 ps trim. TRIM[2:0] = 100 sets 280 ps trim.	0000	Yes	Yes
MC1_SEL_DIVA[1:0]	E[7:6]	2	Mux A1 select value for input to DIVA (CLKOP). Can be used to cascade dividers if desired. 00 = MUX A0 output. 01 = DIVD (CLKOS3) output. 10 = DIVB (CLKOS) output. 11 = DIVC (CLKOS2) output.	00	Yes	No
MC1_SEL_DIVB[1:0]	E[5:4]	2	Mux B1 select value for input to DIVB (CLKOS). Can be used to cascade dividers if desired. 00 = MUX B0 output. 01 = DIVA (CLKOP) output. 10 = DIVD (CLKOS3) output. 11 = DIVC (CLKOS2) output.	00	Yes	No
MC1_SEL_DIVC[1:0]	E[3:2]	2	Mux C1 select value for input to DIVC (CLKOS2). Can be used to cascade dividers if desired. 00 = MUX C0 output. 01 = DIVA (CLKOP) output. 10 = DIVB (CLKOS) output. 11 = DIVD (CLKOS3) output.	00	Yes	No



Register Name	Register Addr (Hex)	Size (Bits)	Description	Default Value	User Access	interface Access
MC1_SEL_DIVD[1:0]	E[1:0]	2	Mux D1 select value for input to DIVD (CLKOS3). Can be used to cascade dividers if desired. 00 = MUX D0 output. 01 = DIVA (CLKOP) output. 10 = DIVB (CLKOS) output. 11 = DIVC (CLKOS2) output.	00	Yes	No
MC1_CLKOP_TRIM[3:0]	F[7:4]	4	CLKOP output trimming control. Bit 3 of TRIM[3:0] sets the edge to be affected. TRIM[3] = 0 sets Falling edge trim active. TRIM[3] = 1 sets Rising edge trim active. TRIM[2:0] is a one hot signal. TRIM[2:0] = 001 sets 70 ps trim. TRIM[2:0] = 010 sets 140 ps trim. TRIM[2:0] = 100 sets 280 ps trim.	0000	Yes	Yes
MC1_CLKOS_TRIM[3:0]	F[3:0]	4	CLKOS output trimming control. Bit 3 of TRIM[3:0] sets the edge to be affected. TRIM[3] = 0 sets Falling edge trim active. TRIM[3] = 1 sets Rising edge trim active. TRIM[2:0] is a one hot signal. TRIM[2:0] = 001 sets 70 ps trim. TRIM[2:0] = 010 sets 140 ps trim. TRIM[2:0] = 100 sets 280 ps trim.	0000	Yes	Yes
MC1_ENABLE_CLK[3:0]	10[3:0]	4	Clock output enable for each PLL output port. This fuse setting is ORed with the corresponding Enable port signal to set the clock output enable control. Software sets this value automatically based upon the settings in the user interface. NOT RECOMMENDED to change this. xxx1 = Enable CLKOP. xx1x = Enable CLKOS. x1xx = Enable CLKOS2. 1xxx = Enable CLKOS3.	0001	Yes	Yes
MC1_LOCK_SEL[2:0]	10[6:4]	3	Lock-detector operation mode – normal or sticky. Sticky lock stays high once lock is achieved until the PLL is reset or powered down. 000 = PLL Lock normal operation. 001 = PLL Lock sticky operation. 100 = alternate PLL Lock normal operation. Other values are not supported modes.	000	Yes	Yes
MC1_DYN_SOURCE	10[7]	1	Specify whether the Wishbone or external ports control the dynamic phase settings. 0 = Wishbone registers are in control. 1 = External Ports are in control.	1	Yes	Indirect
MC1_DIRECTION	11[1]	1	Only valid if MC1_DYN_PHASE=0. Specify direction of the dynamic phase change for MC1_ROTATE command. 0 = Phase rotates to a later phase. 1 = Phase rotates to an earlier phase.	0	Yes	N/A



Register Name	Register Addr (Hex)	Size (Bits)	Description	Default Value	User Access	interface Access
MC1_ROTATE	11[0]	1	Only valid if MC1_DYN_PHASE=0. Command to start a change from current VCO phase to later/earlier phase. Phase changes on negative edge of MC1_ROTATE bit. Each step change represents a 45-degree change of VCO. (MC1_ROTATE is equivalent to the PHASESTEP signal.)	0	Yes	N/A
MC1_ DYN_SEL[1:0]	11[3:2]	2	Only valid if MC1_DYN_PHASE=0. Specifies which port is being controlled by dynamic phase controls. 00 = Enable CLKOS 01 = Enable CLKOS2 10 = Enable CLKOS3 11 = Enable CLKOP	00	Yes	N/A
MC1_TRIMOP_BYPASS_N	11[4]	1	Bypass the CLKOP output trim circuit. This setting selects whether to bypass the trim circuit. 0 = Bypass the trim circuit. 1 = Do not bypass the trim circuit.	0	Yes	Indirect
MC1_TRIMOS_BYPASS_N	11[5]	1	Bypass the CLKOS output trim circuit. This setting selects whether to bypass the trim circuit. 0 = Bypass the trim circuit. 1 = Do not bypass the trim circuit.	0	Yes	Indirect
MC1_TRIMOS2_BYPASS_N	11[6]	1	Bypass the CLKOS2 output trim bits. There is not a trim control on CLKOS2. There is a dummy trim circuit used to equalize the delays between CLKOP, CLKOS, CLKOS2, & CLKOS3 outputs when trim is active on the CLKOP or CLKOS outputs. This setting selects whether to bypass the trim circuit. 0 = Bypass the trim circuit. 1 = Do not bypass the trim circuit.	0	Yes	Indirect
MC1_TRIMOS3_BYPASS_N	11[7]	1	Bypass the CLKOS3 output trim bits. There is not a trim control on CLKOS3. There is a dummy trim circuit used to equalize the delays between CLKOP, CLKOS, CLKOS2, & CLKOS3 outputs when trim is active on the CLKOP or CLKOS outputs. This setting selects whether to bypass the trim circuit. 0 = Bypass the trim circuit. 1 = Do not bypass the trim circuit.	0	Yes	Indirect



Appendix E. MachXO3D Device Usage with Lattice Diamond Design Software

When using the Lattice Diamond software with the MachXO3D device, there are a few minor differences from the screen shots shown in Figure 16.1 and Figure 16.3 in this technical note.

When configuring the PLL from Diamond using IPexpress, you must supply a file name and also select the module output type as VHDL or Verilog. The module output type selection is made using the pull-down selection box. Figure E.1 shows a Diamond example screen for this usage.




Figure E.1. IPexpress Main Window for PLL Module Using Diamond

Once the file name and output type are filled in, clicking on the Customize button opens the Configuration tab window as shown in Figure 16.2.

When using Diamond to set the Clock preferences as Primary, Secondary, or Edge clocks, simply open the Spreadsheet View and select the Clock Resource tab. Then select the appropriate Clock preference from the pull-down menu by right-clicking in the selection window for the desired clock signal. Figure E.2 shows a Diamond example screen for this usage.






Figure E.2. Spreadsheet View for Clock Selection Using Diamond



References

- Implementing High-Speed Interfaces with MachXO3D Devices (FPGA-TN-02065)
- Using Hardened Control Functions in MachXO3D Devices (FPGA-TN-02091)
- MachOX3D Device Family Data Sheet (FPGA-DS-02026)
- MachXO3D web page
- Lattice Diamond Software web page
- Lattice Insights for Lattice Semiconductor training courses and learning plans



Technical Support Assistance

Submit a technical support case via www.latticesemi.com/techsupport. For frequently asked questions, refer to the Lattice Answer Database at http://www.latticesemi.com/Support/AnswerDatabase.



Revision History

Revision 1.1, February 2024

Section	Change Summary	
sysCLOCK PLL	 Updated Output Clock Dividers (CLKOP, CLKOS, CLKOS2, CLKOS3) in the PLL Divider Blocks section. Updated the LOCK Output section. 	
Reference	Updated references.	
Technical Support Assistance	Added link to the Lattice Answer Database.	

Revision 1.0, July 2021

Section	Change Summary
All	Production release.



www.latticesemi.com