

# **MIPI CSI-2 Virtual Channel Aggregation**

# **Reference Design**



#### **Disclaimers**

Lattice makes no warranty, representation, or guarantee regarding the accuracy of information contained in this document or the suitability of its products for any particular purpose. All information herein is provided AS IS and with all faults, and all risk associated with such information is entirely with Buyer. Buyer shall not rely on any data and performance specifications or parameters provided herein. Products sold by Lattice have been subject to limited testing and it is the Buyer's responsibility to independently determine the suitability of any products and to test and verify the same. No Lattice products should be used in conjunction with mission- or safety-critical or any other application in which the failure of Lattice's product could create a situation where personal injury, death, severe property or environmental damage may occur. The information provided in this document is proprietary to Lattice Semiconductor, and Lattice reserves the right to make any changes to the information in this document or to any products at any time without notice.



#### **Contents**

Acronyms in This Document	5
Supported Device and IP	6
1. Introduction	
1.1. Features List	
1.2. Block Diagram	
2. Parameters and Port List	8
2.1. Synthesis Directives	8
2.2. Simulation Directives	11
2.3. Top-Level I/O	13
3. Design and Module Description	15
3.1. rx dphy	15
3.2. lane align	
3.3. csi2 parser	
3.4. rx buffer	
3.5. tdm ctrl	
3.6. tx dphy if	21
3.7. tx dphy	
3.8. Clock Distribution	24
4. Design and File Modifications by User	
4.1. Top Level RTL	
4.2. TX D-PHY IP	26
4.3. RX D-PHY IP	26
5. Design Simulation	27
6. Known Limitations	
7. Design Package and Project Setup	
8. Resource Utilization	
References	
Technical Support Assistance	
Revision History	



## **Figures**

Figure 1.1. CSI-2 Virtual Channel Aggregation Block Diagram	7
Figure 3.1. rx_dphy IP Creation in Clarity Designer	15
Figure 3.2. Short Packet Detection and VC Replacement	17
Figure 3.3. Long Packet Detection and VC Replacement	17
Figure 3.4. End of Long Packet with Trailer Bytes	17
Figure 3.5. Short Packet Write	18
Figure 3.6. Beginning of Long Packet Write	18
Figure 3.7. End of Long Packet Write	19
Figure 3.8. Short Packet Read	19
Figure 3.9. End of Long Packet Read	19
Figure 3.10. Global Sequence of tdm_ctrl	20
Figure 3.11. Trailer Byte Appending	20
Figure 3.12. Global Operation of tx_dphy_if	21
Figure 3.13. tx_dphy IP Creation in Clarity Designer	22
Figure 5.1. Script Modification #1	27
Figure 5.2. Script Modification #2	28
Figure 5.3. Functional Simulation Example	30
Figure 5.4. FIFO Overflow	31
Figure 7.1. Directory Structure	33
Figure 7.2. Project Files	34
Figure 7.3. Path Setting for .ngo Files	35
Tables	
Table 2.1. Synthesis Directives	8
Table 2.2. Simulation Directives	11



## **Acronyms in This Document**

A list of acronyms used in this document.

Acronym	Definition
AP	Application Processor
CSI-2	Camera Serial Interface 2
DDR	Double Data Rate
ECC	Error Correction Code
HS	High Speed
ID	Identification Data
LP	Low Power
MIPI	Mobile Industry Processor Interface
PLL	Phase Locked Loop
GPLL	General Purpose PLL
RX	Receiver
TDM	Time Domain Multiplexing
TX	Transmitter
VC	Virtual Channel



## **Supported Device and IP**

This reference design supports the following devices with IP versions.

Device Family	Part Number	Compatible IP		
CrossLink	LIF-MD6000	D-PHY Receiver IP version 1.2 and 1.3		
CIOSSEIIIK	LIA-MD6000	D-PHY Transmitter IP version 1.1 and 1.2		
Crosslink Phys		D-PHY Receiver IP version 1.3		
CrossLinkPlus	LIF-MDF6000	D-PHY Transmitter IP version 1.2		

CrossLink refers to both CrossLink and CrossLinkPlus in this document unless noted.



#### 1. Introduction

The majority of image sensors and application processors (AP) in the consumer market use the Mobile Industry Processor Interface (MIPI®) Camera Serial Interface 2 (CSI-2) as a video signal interface. In some cases, the AP has to take multiple image data for various applications without increasing the physical interface signals.

The Lattice Semiconductor MIPI CSI-2 Virtual Channel Aggregation reference design for CrossLink™ devices offers up to five-channel aggregation. A different virtual channel identification (ID) is assigned to each receiver (RX) channel. CrossLink has two MIPI hard macro IPs, which can be used as MIPI TX or RX module (D-PHY Hard IP). The RX module can also be realized by a soft macro utilizing general DDR modules (D-PHY Soft IP).

#### 1.1. Features List

- Two to five independent RX channels can be aggregated.
- You can assign a unique virtual channel ID (0 to 15) to each RX channel.
- Each RX channel can have one, two, or four lanes as long as the total number of RX clock and data lanes by RX D-PHY Soft IP does not exceed 15.
- Number of TX lanes can be one, two, or four.
- Maximum TX bandwidth is 1.5 Gbps per lane.
- Non-continuous clock mode on RX channels is possible as long as the continuous clock can be obtained internally
  or fed directly from the pin. Each RX clock can be independent and does not have to come from the same clock
  source.
- Reference clock may be required in case a proper clock is not derived from RX side to drive TX D-PHY PLL.

#### 1.2. Block Diagram

Figure 1.1 shows the block level diagram of the MIPI CSI-2 Virtual Channel Aggregation reference design with five RX channels. It is not recommended to use Hard D-PHY for RX channel due to IP issues until the new version (1.4) of RX D-PHY IP is released.

Since TX D-PHY PLL has an input clock frequency requirement of between 24 MHz and 30 MHz (or a multiple of between 24 and 30 MHz), another on-chip GPLL may have to be used to create an appropriate clock.




Figure 1.1. CSI-2 Virtual Channel Aggregation Block Diagram



#### 2. Parameters and Port List

There are two directive files for this reference design:

- synthesis\_directives.v used for design compilation by Lattice Diamond® and for simulation.
- simulation\_directives.v used for simulation.

You can modify these directives according to your own configuration. The settings in these files must match RX and TX D-PHY IP settings created by Clarity Designer.

#### 2.1. Synthesis Directives

Table 2.1 shows the synthesis directives that affect this reference design. These are used for both synthesis and simulation. As shown in Table 2.1 and Table 2.2, some parameter selections are restricted by other parameter settings.

**Table 2.1. Synthesis Directives** 

Category	Directive	Remarks	
External reference clock	EXT_REF_CLK	Enable this when the reference clock is fed from a pin.	
	NUM_RX_CH_2		
RX channel count	NUM_RX_CH_3	Number of RX channels aggregated. Only one of these four	
KA Chainlei Count	NUM_RX_CH_4	directives must be defined.	
	NUM_RX_CH_5		
	NUM_RX0_LANE_1	Number of lance in BV channel C. Only one of those three	
	NUM_RX0_LANE_2	Number of lanes in RX channel 0. Only one of these three directives must be defined.	
	NUM_RX0_LANE_4	directives must be defined.	
	NUM_RX1_LANE_1	Number of least in DV shows ald Only and of these three	
	NUM_RX1_LANE_2	Number of lanes in RX channel 1. Only one of these three directives must be defined.	
	NUM_RX1_LANE_4	directives must be defined.	
	NUM_RX2_LANE_1	Number of lanes in RX channel 2. Only one of these three	
RX channel lane count	NUM_RX2_LANE_2	directives must be defined. Effective when RX channel	
	NUM_RX2_LANE_4	count is 3 or more.	
	NUM_RX3_LANE_1	Number of lanes in RX channel 3. Only one of these three	
	NUM_RX3_LANE_2	directives must be defined. Effective when RX channel	
	NUM_RX3_LANE_4	count is 4 or more.	
	NUM_RX4_LANE_1	Number of lanes in RX channel 4. Only one of these three	
	NUM_RX4_LANE_2	directives must be defined. Effective when RX channel	
	NUM_RX4_LANE_4	count is 5.	
	RX0_GEAR_8	Only one of these directives must be selected. Gear 16 can	
	RXO_GEAR_16	be used for only 1- and 2-lane configurations.	
	RX1_GEAR_8	Only one of these directives must be selected. Gear 16 can	
	RX1_GEAR_16	be used for only 1- and 2-lane configurations.	
RX D-PHY Clock Gear	RX2_GEAR_8	Only one of these directives must be selected. Gear 16 can	
KA D-FITT Clock Geal	RX2_GEAR_16	be used for only 1- and 2-lane configurations.	
	RX3_GEAR_8	Only one of these directives must be selected. Gear 16 can	
	RX3_GEAR_16	be used for only 1- and 2-lane configurations.	
	RX4_GEAR_8	Only one of these directives must be selected. Gear 16 can	
	RX4_GEAR_16	be used for only 1- and 2-lane configurations.	
	RXO_DPHY_HARD	Specify RX channel that uses Hard D-PHY. Only one of these	
	RX1_DPHY_HARD	five directives must be defined. If none of these is defined,	
RX Hard D-PHY channel	RX2_DPHY_HARD	all RX channels use Soft D-PHY (up to four channels). Do	
	not define any of these until the new version (1.4) of RX D-		
	RX4_DPHY_HARD	PHY IP is released.	



Category	Directive	Remarks		
	RX0_CLK_MODE_HS_ONLY	RX D-PHY Clock mode on channel 0. Only one of these two		
	RXO_CLK_MODE_HS_LP	directives must be defined.		
	RX1_CLK_MODE_HS_ONLY	RX D-PHY Clock mode on channel 1. Only one of these two		
	RX1_CLK_MODE_HS_LP	directives must be defined.		
RX D-PHY Clock Mode <sup>1</sup>	RX2_CLK_MODE_HS_ONLY	RX D-PHY Clock mode on channel 2. Only one of these two		
	RX2_CLK_MODE_HS_LP	directives must be defined.		
	RX3_CLK_MODE_HS_ONLY	RX D-PHY Clock mode on channel 3. Only one of these two		
	RX3_CLK_MODE_HS_LP	directives must be defined.		
	RX4_CLK_MODE_HS_ONLY	RX D-PHY Clock mode on channel 4. Only one of these two		
	RX4_CLK_MODE_HS_LP	directives must be defined.		
Hard D-PHY word alignment	WORD_ALIGN	Enable word aligner in RX Hard D-PHY IP. Ignored when Hard D-PHY is not used.		
	RX0_LANE_ALIGN	Enable lane aligner when lane count is 2 or 4.		
	RX1_LANE_ALIGN	Enable lane aligner when lane count is 2 or 4.		
RX lane alignment <sup>2</sup>	RX2_LANE_ALIGN	Enable lane aligner when lane count is 2 or 4.		
	RX3_LANE_ALIGN	Enable lane aligner when lane count is 2 or 4.		
	RX4_LANE_ALIGN	Enable lane aligner when lane count is 2 or 4.		
Frame Start Detection	TX_WAIT_LESS_15MS	Always enable this directive		
	RX0_VC_PASS_THROUGH	Enable when VC ID is passed through without change.		
	RX1_VC_PASS_THROUGH	Enable when VC ID is passed through without change.		
VC ID pass through <sup>3</sup>	RX2_VC_PASS_THROUGH	Enable when VC ID is passed through without change.		
	RX3_VC_PASS_THROUGH	Enable when VC ID is passed through without change.		
	RX4_VC_PASS_THROUGH	Enable when VC ID is passed through without change.		
	RX0_MULTI_VC	Enable when multiple VC ID exist on this channel.		
	RX1_MULTI_VC	Enable when multiple VC ID exist on this channel.		
Multiple VC ID	RX2_MULTI_VC	Enable when multiple VC ID exist on this channel.		
	RX3_MULTI_VC	Enable when multiple VC ID exist on this channel.		
	RX4_MULTI_VC	Enable when multiple VC ID exist on this channel.		
	RX0_NEW_VC {value}	Channel 0 Virtual Channel ID; 0 – 15		
	RX1_NEW_VC {value}	Channel 1 Virtual Channel ID; 0 – 15		
RX channel VC value <sup>4</sup>	RX2_NEW_VC {value}	Channel 2 Virtual Channel ID; 0 – 15		
	RX3_NEW_VC {value}	Channel 3 Virtual Channel ID; 0 – 15		
	RX4_NEW_VC {value}	Channel 4 Virtual Channel ID; 0 – 15		
	RX0_FRAME_COUNT	Enable when Data Field of Frame Start/End Short Packet is replaced with the Frame Counter value.		
	RX1_FRAME_COUNT	Enable when Data Field of Frame Start/End Short Packet is replaced with the Frame Counter value.		
RX Channel Frame Counter <sup>5</sup>	RX2_FRAME_COUNT	Enable when Data Field of Frame Start/End Short Packet is replaced with the Frame Counter value.		
	RX3_FRAME_COUNT	Enable when Data Field of Frame Start/End Short Packet is replaced with the Frame Counter value.		
	RX4_FRAME_COUNT	Enable when Data Field of Frame Start/End Short Packet is replaced with the Frame Counter value.		
Maximum value of the frame counter	RX0_FRAME_COUNT_MAX {value}	Frame counter value goes back to 1 after it reaches this value. Effective when RXO_FRAME_COUNT is defined. Must be 2 – 65535.		



Category	Directive	Remarks
	RX1_FRAME_COUNT_MAX {value}	Frame counter value goes back to 1 after it reaches this value. Effective when RX1_FRAME_COUNT is defined. Must be 2 – 65535.
	RX2_FRAME_COUNT_MAX {value}	Frame counter value goes back to 1 after it reaches this value. Effective when RX2_FRAME_COUNT is defined. Must be 2 – 65535.
	RX3_FRAME_COUNT_MAX {value}	Frame counter value goes back to 1 after it reaches this value. Effective when RX3_FRAME_COUNT is defined. Must be 2 – 65535.
	RX4_FRAME_COUNT_MAX {value}	Frame counter value goes back to 1 after it reaches this value. Effective when RX4_FRAME_COUNT is defined. Must be 2 – 65535.
	RXO_BUFFER_DEPTH_*	RX channel 0 FIFO Depth. * must be 512, 1024, or 2048.
	RX1_BUFFER_DEPTH_*	RX channel 1 FIFO Depth. * must be 512, 1024, or 2048.
RX Buffer Depth <sup>6</sup>	RX2_BUFFER_DEPTH_*	RX channel 2 FIFO Depth. * must be 512, 1024, or 2048.
	RX3_BUFFER_DEPTH_*	RX channel 3 FIFO Depth. * must be 512, 1024, or 2048.
	RX4_BUFFER_DEPTH_*	RX channel 4 FIFO Depth. * must be 512, 1024, or 2048.
	NUM_TX_LANE_1	
TX channel lane count	NUM_TX_LANE_2	Number of lanes in TX channel. Only one of these three directives must be defined.
	NUM_TX_LANE_4	directives must be defined.
TX D-PHY Clock Gear	TX_GEAR_8	TX D-PHY Clock Gear. Only one of these two directives
TA D THE CIOCK GCUI	TX_GEAR_16	must be defined.
TX D-PHY Clock Mode	TX_CLK_MODE_HS_ONLY	TX D-PHY Clock mode. Only one of these two directives
TA D THE CIOCK WIOGC	TX_CLK_MODE_HS_LP	must be defined.

#### Notes:

- 1. HS\_LP mode means *non-continuous clock mode* and HS\_ONLY means *continuous clock mode*. HS\_LP mode works only if RX byte clock for corresponding RX channel can be generated internally or directly fed from I/O pin.
- 2. This enables instantiating a lane aligner that is different from the one in RX D-PHY IP. You must disable the lane aligner in RX D-PHY IP when it is created by Clarity in Diamond.
- 3. RX\*\_VC\_PASS\_THROUGH must be defined when RX\*\_MULTI\_VC is defined. You cannot assign the same VC value on different RX channels when this is defined.
- 4. Incoming VC values on RX CSI-2 data are overwritten by these VC values when RX\*\_VC\_PASS\_THROUGH is not defined. Values 4 and above are only supported by CSI-2 version 2.0 and above. If the opponent device supports only CSI-2 version 1.1, VC values of 4-15 should not be used.
- 5. When this is defined, the Data Field is replaced with the 16-bit counter value which begins with 1 after power on/reset and goes back to 1 after it reaches RX\*\_FRAME\_COUNT\_MAX. The Data Field is passed through when this is not defined.
- This value affects necessary EBR used in the device. Number of necessary EBR per RX channel is (BUFFER\_DEPTH/512) × 4 (in case of NUM\_TX\_LANE\_4 and TX\_GEAR\_16), or (BUFFER\_DEPTH/512) × 2 (others).

Total number of EBR must not exceed 20.



### 2.2. Simulation Directives

Table 2.2 shows the simulation directives for this reference design.

**Table 2.2. Simulation Directives** 

Category	Directive	Remarks		
Simulation	SIM	Select behavioral models for simulation.		
Reference clock period	REF_CLK_PERIOD {value}	Reference clock period in ps		
	RX0_DPHY_CLK_PERIOD {value}	RX DPHY clock period on Channel 0 in ps		
	RX1_DPHY_CLK_PERIOD {value}	RX DPHY clock period on Channel 1 in ps		
RX D-PHY clock period	RX2_DPHY_CLK_PERIOD {value}	RX DPHY clock period on Channel 2 in ps		
	RX3_DPHY_CLK_PERIOD {value}	RX DPHY clock period on Channel 3 in ps		
	RX4_DPHY_CLK_PERIOD {value}	RX DPHY clock period on Channel 4 in ps		
	RX0_FREQ_TGT {value}	RX byte clock frequency on Channel 0 in MHz		
	RX1_FREQ_TGT {value}	RX byte clock frequency on Channel 1 in MHz		
RX Byte clock frequency	RX2_FREQ_TGT {value}	RX byte clock frequency on Channel 2 in MHz		
	RX3_FREQ_TGT {value}	RX byte clock frequency on Channel 3 in MHz		
	RX4_FREQ_TGT {value}	RX byte clock frequency on Channel 4 in MHz		
TX byte clock frequency	TX_FREQ_TGT {value}	TX byte clock frequency in MHz		
TX D-PHY clock period	TX_DPHY_CLK_PERIOD {value}	TX DPHY clock period in ps		
Frame Start Detection	TX_WAIT_LESS_15MS	Always enable this directive.		
	VC_CH0 {value}	VC value on incoming RX Channel 0; 0 – 3		
	VC_CH1 {value}	VC value on incoming RX Channel 1; 0 – 3		
VC value on RX channel	VC_CH2 {value}	VC value on incoming RX Channel 2; 0 – 3		
	VC_CH3 {value}	VC value on incoming RX Channel 3; 0 – 3		
	VC_CH4 {value}	VC value on incoming RX Channel 4; 0 – 3		
	CH0_FNUM_EMBED	Frame number is embedded in Data Field of Frame Start/End Short packet. The value "0" is filled when undefined.		
	CH1_FNUM_EMBED	Frame number is embedded in Data Field of Frame Start/End Short packet. The value "0" is filled when undefined.		
Frame Number in Frame Start/End Short Packets	CH2_FNUM_EMBED	Frame number is embedded in Data Field of Frame Start/E Short packet. The value "0" is filled when undefined.		
	CH3_FNUM_EMBED	Frame number is embedded in Data Field of Frame Start/End Short packet. The value "0" is filled when undefined.		
	CH4_FNUM_EMBED	Frame number is embedded in Data Field of Frame Start/End Short packet. The value "0" is filled when undefined.		
	CH0_FNUM_MAX {value}	The maximum value of the frame number; 2 - 65535		
	CH1_FNUM_MAX {value}	The maximum value of the frame number; 2 – 65535		
Maximum value of Frame	CH2_FNUM_MAX {value}	The maximum value of the frame number; 2 – 65535		
Number	CH3_FNUM_MAX {value}	The maximum value of the frame number; 2 – 65535		
	CH4 FNUM MAX {value}	The maximum value of the frame number; 2 - 65535		
	CHO_DELAY {value}	Initial delay to activate RX Channel 0 in ps		
Initial delay on RX channel	CH1_DELAY {value}	Initial delay to activate RX Channel 1 in ps		
	CH2_DELAY {value}	Initial delay to activate RX Channel 2 in ps		
	CH3_DELAY {value}	Initial delay to activate RX Channel 3 in ps		
	CH4_DELAY {value}	Initial delay to activate RX Channel 4 in ps		
	CHO DPHY LPS GAP {value}	Gap time on RX Channel 0 in ps		
	CH1_DPHY_LPS_GAP {value}	Gap time on RX Channel 1 in ps		
Gap (LP) time between	CH2_DPHY_LPS_GAP {value}	Gap time on RX Channel 2 in ps		
active lines on RX Channel	CH3_DPHY_LPS_GAP {value}	Gap time on RX Channel 3 in ps		
	CH4_DPHY_LPS_GAP {value}	Gap time on RX Channel 4 in ps		



Category	Directive	Remarks		
	CH0_DPHY_FRAME_GAP {value}	Gap time on RX Channel 0 in ps		
Gap (LP) time between	CH1_DPHY_FRAME_GAP {value}	Gap time on RX Channel 1 in ps		
Frame End and Frame Start	CH2_DPHY_FRAME_GAP {value}	Gap time on RX Channel 2 in ps		
on RX Channel	CH3_DPHY_FRAME_GAP {value}	Gap time on RX Channel 3 in ps		
	CH4_DPHY_FRAME_GAP {value}	Gap time on RX Channel 4 in ps		
	CH0_NUM_FRAMES {value}	Number of frames to feed		
Video data configuration on	CH0_NUM_LINES {value}	Number of active lines per frame		
RX Channel 0	CH0_NUM_PIXELS {value}	Number of pixels per line		
TWA CHAINICE O	CH0_DT_*	Data Type; * must be RAW8, RAW10, RAW12, RGB888, YUV420_10, YUV420_8, YUV422_10, or YUV422_8.		
	CH1_NUM_PIXELS {value}	Number of pixels per line		
Nodes data as Counting as	CH1_DT_*	Data Type; * must be RAW8, RAW10, RAW12, RGB888, YUV420_10, YUV420_8, YUV422_10, or YUV422_8.		
Video data configuration on RX Channel 1	CH1_DT_*	Data Type; * must be RAW8, RAW10, RAW12, RGB888, YUV420_10, YUV420_8, YUV422_10, or YUV422_8.		
	CH1_DT_*	Data Type; * must be RAW8, RAW10, RAW12, RGB888, YUV420_10, YUV420_8, YUV422_10, or YUV422_8.		
	CH2_NUM_FRAMES {value}	Number of frames to feed		
Video dete configuration on	CH2_NUM_LINES {value}	Number of active lines per frame		
Video data configuration on RX Channel 2	CH2_NUM_PIXELS {value}	Number of pixels per line		
TW Chamier 2	CH2_DT_*	Data Type; * must be RAW8, RAW10, RAW12, RGB888, YUV420_10, YUV420_8, YUV422_10, or YUV422_8.		
	CH3_NUM_FRAMES {value}	Number of frames to feed		
Video data configuration on	CH3_NUM_LINES {value}	Number of active lines per frame		
RX Channel 3	CH3_NUM_PIXELS {value}	Number of pixels per line		
TW Chamier 3	CH3_DT_*	Data Type; * must be RAW8, RAW10, RAW12, RGB888, YUV420_10, YUV420_8, YUV422_10, or YUV422_8.		
	CH4_NUM_FRAMES {value}	Number of frames to feed		
Video dete confirmation -	CH4_NUM_LINES {value}	Number of active lines per frame		
Video data configuration on RX Channel 4	CH4_NUM_PIXELS {value}	Number of pixels per line		
	CH4_DT_*	Data Type; * must be RAW8, RAW10, RAW12, RGB888, YUV420_10, YUV420_8, YUV422_10, or YUV422_8.		
Internal signal monitoring MISC_ON Enables internal signal monitored by the testber enable this directive.		Enables internal signal monitored by the testbench. Always enable this directive.		



### 2.3. Top-Level I/O

Table 2.3 shows the top level I/O of this reference design. Actual I/O depend on the customer's channel and lane configurations. All necessary I/O ports are automatically declared by compiler directives.

Table 2.3. CSI-2 VC Aggregation Top Level I/O

Port Name	Direction	Description			
Clocks and Res	ets				
ref_clk_i	I	Input reference clock. Used to feed a clock to TX D-PHY PLL directly or indirectly. This port is			
(optional)		declared only when EXT_REF_CLK is defined in synthesis_directives.v.			
reset_n_i	I	Asynchronous active low system reset			
CSI-2 RX Interfa	ace				
rx0_clk_p_i	I	Positive differential RX Ch0 D-PHY input clock			
rx0_clk_n_i	I	Negative differential RX Ch0 D-PHY input clock			
rx0_d0_p_i	I	Positive differential RX Ch0 D-PHY input data 0			
rx0_d0_n_i	I	Negative differential RX Ch0 D-PHY input data 0			
rx0_d1_p_i	I	Positive differential RX Ch0 D-PHY input data 1 (in case of 2-lane or 4-lane configuration)			
rx0_d1_n_i	I	Negative differential RX Ch0 D-PHY input data 1 (in case of 2-lane or 4-lane configuration)			
rx0_d2_p_i	1	Positive differential RX Ch0 D-PHY input data 2 (in case of 4-lane configuration)			
rx0_d2_n_i	1	Negative differential RX Ch0 D-PHY input data 2 (in case of 4-lane configuration)			
rx0_d3_p_i	1	Positive differential RX Ch0 D-PHY input data 3 (in case of 4-lane configuration)			
rx0_d3_n_i	1	Negative differential RX Ch0 D-PHY input data 3 (in case of 4-lane configuration)			
rx1_clk_p_i	I	Positive differential RX Ch1 D-PHY input clock			
rx1_clk_n_i	I	Negative differential RX Ch1 D-PHY input clock			
rx1_d0_p_i	I	Positive differential RX Ch1 D-PHY input data 0			
rx1_d0_n_i	I	Negative differential RX Ch1 D-PHY input data 0			
rx1_d1_p_i	I	Positive differential RX Ch1 D-PHY input data 1 (in case of 2-lane or 4-lane configuration)			
rx1_d1_n_i	I	Negative differential RX Ch1 D-PHY input data 1 (in case of 2-lane or 4-lane configuration)			
rx1_d2_p_i	I	Positive differential RX Ch1 D-PHY input data 2 (in case of 4-lane configuration)			
rx1_d2_n_i	I	Negative differential RX Ch1 D-PHY input data 2 (in case of 4-lane configuration)			
rx1_d3_p_i	I	Positive differential RX Ch1 D-PHY input data 3 (in case of 4-lane configuration)			
rx1_d3_n_i	I	Negative differential RX Ch1 D-PHY input data 3 (in case of 4-lane configuration)			
rx2_clk_p_i	I	Positive differential RX Ch2 D-PHY input clock			
rx2_clk_n_i	I	Negative differential RX Ch2 D-PHY input clock			
rx2_d0_p_i	I	Positive differential RX Ch2 D-PHY input data 0			
rx2_d0_n_i	I	Negative differential RX Ch2 D-PHY input data 0			
rx2_d1_p_i	I	Positive differential RX Ch2 D-PHY input data 1 (in case of 2-lane or 4-lane configuration)			
rx2_d1_n_i	I	Negative differential RX Ch2 D-PHY input data 1 (in case of 2-lane or 4-lane configuration)			
rx2_d2_p_i	I	Positive differential RX Ch2 D-PHY input data 2 (in case of 4-lane configuration)			
rx2_d2_n_i	I	Negative differential RX Ch2 D-PHY input data 2 (in case of 4-lane configuration)			
 rx2_d3_p_i	ı	Positive differential RX Ch2 D-PHY input data 3 (in case of 4-lane configuration)			
 rx2_d3_n_i	I	Negative differential RX Ch2 D-PHY input data 3 (in case of 4-lane configuration)			
rx3_clk_p_i	I	Positive differential RX Ch3 D-PHY input clock			
rx3_clk_n_i	ı	Negative differential RX Ch3 D-PHY input clock			
rx3_d0_p_i	I	Positive differential RX Ch3 D-PHY input data 0			
rx3_d0_n_i	ı	Negative differential RX Ch3 D-PHY input data 0			
rx3_d1_p_i	ı	Positive differential RX Ch3 D-PHY input data 1 (in case of 2-lane or 4-lane configuration)			
rx3_d1_n_i	ı	Negative differential RX Ch3 D-PHY input data 1 (in case of 2-lane or 4-lane configuration)			
rx3_d2_p_i	I	Positive differential RX Ch3 D-PHY input data 2 (in case of 4-lane configuration)			
rx3_d2_n_i	i	Negative differential RX Ch3 D-PHY input data 2 (in case of 4 lane configuration)			



Port Name	Direction	Description
rx3_d3_p_i	I	Positive differential RX Ch3 D-PHY input data 3 (in case of 4 lane configuration)
rx3_d3_n_i	I	Negative differential RX Ch3 D-PHY input data 3 (in case of 4 lane configuration)
rx4_clk_p_i	I	Positive differential RX Ch4 D-PHY input clock
rx4_clk_n_i	I	Negative differential RX Ch4 D-PHY input clock
rx4_d0_p_i	I	Positive differential RX Ch4 D-PHY input data 0
rx4_d0_n_i	I	Negative differential RX Ch4 D-PHY input data 0
rx4_d1_p_i	I	Positive differential RX Ch4 D-PHY input data 1 (in case of 2-lane or 4-lane configuration)
rx4_d1_n_i	I	Negative differential RX Ch4 D-PHY input data 1 (in case of 2-lane or 4-lane configuration)
rx4_d2_p_i	I	Positive differential RX Ch4 D-PHY input data 2 (in case of 4-lane configuration)
rx4_d2_n_i	I	Negative differential RX Ch4 D-PHY input data 2 (in case of 4-lane configuration)
rx4_d3_p_i	I	Positive differential RX Ch4 D-PHY input data 3 (in case of 4-lane configuration)
rx4_d3_n_i	I	Negative differential RX Ch4 D-PHY input data 3 (in case of 4-lane configuration)
CSI-2 TX Interfa	ace	
tx_clk_p_o	0	Positive differential TX D-PHY output clock
tx_clk_n_o	0	Negative differential TX D-PHY output clock
tx_d0_p_o	0	Positive differential TX D-PHY output data 0
tx_d0_n_o	0	Negative differential TX D-PHY output data 0
tx_d1_p_o	0	Positive differential TX D-PHY output data 1 (in case of 2-lane or 4-lane configuration)
tx_d1_n_o	0	Negative differential TX D-PHY output data 1 (in case of 2-lane or 4-lane configuration)
tx_d2_p_o	0	Positive differential TX D-PHY output data 2 (in case of 4-lane configuration)
tx_d2_n_o	0	Negative differential TX D-PHY output data 2 (in case of 4-lane configuration)
tx_d3_p_o	0	Positive differential TX D-PHY output data 3 (in case of 4-lane configuration)
tx_d3_n_o	0	Negative differential TX D-PHY output data 3 (in case of 4-lane configuration)



## 3. Design and Module Description

The top-level design (csi2\_aggregation\_vc.v) consists of the following modules:

- rx\_dphy
- lane align
- csi2\_parser
- rx buffer
- tdm\_ctrl
- tx\_dphy\_if
- tx dphy

The top-level design has a reset synchronization logic. In addition, GPLL may be added if necessary according to RX and TX configurations.

#### 3.1. rx\_dphy

This module must be created for each RX channel according to channel conditions, such as the number of lanes, bandwidth, and others. Figure 3.1 shows an example of IP interface settings in Clarity for the CSI-2/DSI D-PHY Receiver Submodule IP. Create a separate rx\_dphy IP for each RX channel even though their configurations are same. Refer to CSI-2/DSI D-PHY Receiver Submodule IP User Guide (FPGA-IPUG-02025) for details.




Figure 3.1. rx\_dphy IP Creation in Clarity Designer

© 2019 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



The following shows guidelines and parameter settings required for this reference design.

- RX Interface Select CSI-2.
- Number of RX Lanes Set according to channel configuration. The value must match NUM RX\* LANE \* setting.
- RX Gear Select 8 or 16; 16 is supported for 1-lane and 2-lane configurations only. 16 is recommended when the RX byte clock speed exceeds 100 MHz with Gear 8.
- RX D-PHY IP Hard D-PHY can be selected only for one RX channel, others must be Soft D-PHY. The setting must match RX\*\_D-PHY\_HARD setting. Use Soft D-PHY and avoid using Hard D-PHY as long as enough clock/data ports are available for Soft D-PHY.
- RX Line Rate Set according to channel configuration. 800 or below is recommended for 4-lane configuration.
- D-PHY Clock Mode Select Continuous or Non-continuous. Must match RX\*\_CLK\_MODE\_\* setting (Continuous = HS\_ONLY, Non-continuous = HS\_LP).
- Packet Parser Select Disabled.
- Word Aligner Module –Select Enabled.
- Lane Aligner Module Select Disabled. The lane aligner is instantiated outside of this IP when RX\*\_LANE\_ALIGN
  directive is defined.

This module takes serial CSI-2 data and outputs byte data after de-serialization in CSI-2 High Speed mode. It is recommended to set the design name to  $rx\_dphy$  and module names to  $rx\_ch0$ ,  $rx\_ch1$ , ...,  $rx\_ch4$  so that you do not need to modify the instance names of these IPs in the top-level design as well as the simulation setup file. Otherwise, you have to modify the names accordingly.

RX Gear 16 is supported for only 1-lane and 2-lane configurations.

Configuring the CSI-2/DSI D-PHY Receiver Submodule IP as Hard D-PHY may cause compilation and simulation issues. Therefore, it is not recommended unless the reference design configuration requires greater than 15 pairs of differential I/O (four RX channels with 4/4/4/4, 4/4/4/2, 4/4/4/1, or 4/4/2/2 lanes) or five RX channels.

#### 3.2. lane\_align

This module resides outside of the RX D-PHY IP and takes the byte data coming out from rx\_dphy. It then checks D-PHY sync word (0xB8) to align the byte data timing among lanes when RX\*LANE\_ALIGN directive is defined. It is highly recommended to be enabled. A lane aligner in the RX D-PHY IP is available but should not be enabled. Use this lane aligner by defining RX\*LANE\_ALIGN in synthesis\_directives.v.

#### 3.3. csi2\_parser

This module is instantiated for each RX channel to handle CSI-2 protocol decoding and VC overwrite. Upon receiving byte data from rx\_dphy or lane\_align, csi2\_parser detects short and long packet headers. When RX\*\_VC\_PASS\_THROUGH is not defined, it replaces VC values with the value specified by RX\*\_NEW\_VC and calculates ECC value based on this new VC value and other packet data. As a result, VC value and ECC are replaced with new values and sent to the next module (rx\_buffer). Since VC values of 4 and above are only supported by CSI-2 version 2.x, using 0 to 3 would be safe in case of 2- to 4-channel aggregation. The downstream device must support CSI-2 version 2.x in case that VC = 4 or above is used. On the other hand, packet header data including VC values are not changed and passed through when RX\*\_VC\_PASS\_THROUGH is defined.

Figure 3.2 shows short packet capture and a new VC assignment when RX\*VC\_PASS\_THROUGH is not defined. The original VC=0 is replaced with VC=1 along with new ECC value calculated applying the new VC. 16-bit Data Field ({bd2\_i, bd1\_i}) is replaced with the frame counter value if RX\*FRAME\_COUNT is defined. If not, the Data Field is passed through.

17



Figure 3.2. Short Packet Detection and VC Replacement

RX\*\_MULTI\_VC must be defined when the RX channel in question carries multiple VC IDs (already VC aggregated). In that case, VC value replacement does not make sense and RX\*\_VC\_PASS\_THROUGH must be defined. RX\*\_MULTI\_VC is useful when over 5:1 aggregation is necessary. It is possible to do 16:1 aggregation using 5 CrossLink devices with 4 CrossLink devices in the first stage, all taking 4 RX channels and 5th CrossLink device takes the output of 4 CrossLink to do another 4:1 aggregation as the 2<sup>nd</sup> stage. In this case RX\*VC\_MULTI should be defined in the 2<sup>nd</sup> stage CrossLink since each first stage TX output contains 4 channel data aggregated. This can be done with four CrossLink devices (three 5:1 aggregation (using Hard D-PHY IP on one RX channel) in the 1<sup>st</sup> stage and one 4:1 aggregation in the 2<sup>nd</sup> stage) after D-PHY Receiver IP 1.4 is available.

This module also detects the end of current High Speed transmission by detecting the trailer byte and asserts the end flag sent to rx\_buffer along with the offset info. Offset is a 3-bit data that indicates the number of remaining bytes in the final data transmission. This is modulo of 8 considering 64-bit transmission in case of four lanes with Gear 16 on TX side. Figure 3.4 show the beginning and end of long packet capture and transfer.




Figure 3.3. Long Packet Detection and VC Replacement




Figure 3.4. End of Long Packet with Trailer Bytes

### 3.4. rx\_buffer

FPGA-RD-02051-1 2

This module is instantiated for each RX channel to store HS transmission data to be read out by tdm\_ctrl. Default buffer depth is 512, which means the buffer can store  $512 \times 64$  bytes (NUM\_TX\_LANE\_4 and TX\_GEAR\_16) or  $512 \times 32$  bytes (others).  $512 \times 64$  bytes FIFO requires four EBRs, therefore all 20 EBRs are required for 5:1 aggregation with 4-lane TX and TX Gear 16 configuration. Buffer depth of 1024 (or deeper) is possible as long as the total number of EBR does not exceed 20 (no other modules require EBR). Data size of one HS transmission must not exceed FIFO size (for example, 1920 pixels of RAW10 makes  $1920 \times 5/4 = 2400$  bytes, which is less than  $1024 \times 32$ , but more than  $512 \times 32$ ). In case the data transfer to tdm\_ctrl of the RX channel in question is in a cue and needs to wait for the completion of other channel data transmission, the FIFO has to begin storing the next line data. Therefore, it is safer to make the FIFO

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

<sup>© 2019</sup> Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice



depth cover close to two HS transmission data. The first FIFO data is read out by this module itself with ready flag assertion. The FIFO has extra data width to contain data end flag and offset data. This FIFO is a boundary between RX byte clock (write side) and TX byte clock (read side) domain.

Figure 3.5 shows an example of short packet write transaction. An extra data write happens after the completion of every HS data transmission. This dummy write is necessary to ease the FIFO read timing to quit HS data read when it gets the end data flag. tdm\_ctrl can stop fifo\_re\_i assertion in the next cycles when it sees bd\_end\_o =1. This module automatically reads the first data of each HS transmission. Along with ready flag (bd\_rdy\_o) assertion, it notifies tdm\_ctrl that HS data is ready to be acquired from this channel. In this example, the offset is 4 since TX Gear is 16, which means 8 bytes are passed to tdm\_ctrl in a single read cycle.




Figure 3.5. Short Packet Write

Figure 3.6 and Figure 3.7 show the beginning and end of long packet write transaction. In case of TX Gear 16, write happens every two cycles to form 64-bit byte data. Upon the detection of bd\_end\_i, an extra write enable is generated to write dummy data followed by the automatic first data read with bd\_rdy\_o assertion.




Figure 3.6. Beginning of Long Packet Write

© 2019 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.






Figure 3.7. End of Long Packet Write

Figure 3.8 shows short packet read transaction. rdy\_clr\_i comes from tdm\_ctrl to clear bd\_rdy\_o. The valid data (0x0c000140) is already on bd\_o when fifo\_re\_i is asserted due to the automatic first data read. Therefore, this fifo\_re\_i reads an extra dummy data and discarded by tdm\_ctrl. bd\_end\_o is used to terminate fifo\_re\_i by tdm\_ctrl.




Figure 3.8. Short Packet Read

Figure 3.9 shows end of long packet read. Upon the detection of bd\_end\_o, fifo\_re\_i is de-asserted. In this example, the last data is "0xD133710C2C" since offset\_o is 5.




Figure 3.9. End of Long Packet Read

© 2019 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



#### 3.5. tdm\_ctrl

This module monitors the ready flags of the RX channels and takes the HS transmission data of the selected channel. TX D-PHY data lane goes into LP mode after every HS data transfer of a single RX channel and come back to HS mode when the next HS transmission begins with the new RX channel data. The channel selection is based on a round robin fashion when multiple RX channel data are available signified by the assertion of the ready flags. Incoming data width is either 32 or 64, but the outgoing data width is adjusted to TX Lane count \* TX\_GEAR, which means 8, 16, 32, or 64. In case of 8 or 16, FIFO read enable is asserted once every 4 or 2 TX byte clock cycles. When the data end flag is detected, the trailer bytes are appended. Beginning of trailer byte within 16/32/64 bytes is judged by offset data obtained from rx\_buffer when the end flag is detected.

Figure 3.10 shows an example of 4-channel aggregation global sequence of tdm\_ctrl. tdm\_ctrl monitors all ready signals (rx0\_rdy\_i, ... rx3\_rdy\_i) and decides which RX channel data is aggregated for the next transmission. In this example, channel 0 is selected since ready flag is asserted only on channel 0. tdm\_bgn\_i is a trigger signal to begin reading FIFO data from rx\_buffer. rx0\_rdy\_clr\_o is asserted to clear rx0\_rdy\_i and rx0\_fifo\_re\_o is asserted to begin reading FIFO data from rx0\_buffer. Read data are sent to the next module (tx\_dphy\_if) for transmission. Other channel data are also transferred in the same manner.




Figure 3.10. Global Sequence of tdm\_ctrl

Trailer byte appending is another important feature of tdm\_ctrl in addition to TDM of RX channel data. Figure 3.11 shows an example. The last valid data is 0x0C07D0 (rx3\_offset\_i = 3 when rx3\_end\_i = 1). Trailer bytes against these are 0xFFFF00. MSByte of the previous data is 0x59 and trailer byte against this is 0xFF. Therefore, 0xFFFFF00FF is appended as trailer bytes, which appears as upper 5 bytes with the last valid data (0x0C07D0) followed by two sets of 0xFFFFFF00 along with trail\_o assertion.




Figure 3.11. Trailer Byte Appending

© 2019 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



### 3.6. tx\_dphy\_if

This module reallocates byte data coming from tdm\_ctrl to 64-bit data path and sends to tx\_dphy according to TX lane and TX Gear value. In addition, it monitors ready flag from rx\_buffer modules as well as ready flag from tx\_dphy to control tdm\_bgn\_o that triggers TDM operation in tdm\_ctrl. Figure 3.12 shows global operation of tx\_dphy\_if including tx\_dphy signals. tx\_dphy\_if asserts clk\_hs\_en\_o and d\_hs\_en\_o to make both clock and data lane from LP mode to HS mode. After that d\_hs\_rdy\_i is asserted by tx\_dphy. Confirming at least one of ready flags from rx\_buffer is asserted, tdm\_bgn\_o is asserted to let tdm\_ctrl begins a new HS data transmission.




Figure 3.12. Global Operation of tx\_dphy\_if



#### 3.7. tx\_dphy

You must create this module according to channel conditions, such as number of lanes, bandwidth, and others. Figure 3.13 shows an example IP interface setting in Clarity Designer for the CSI-2/DSI D-PHY Transmitter Submodule IP. Refer to CSI-2/DSI D-PHY Transmitter Submodule IP User Guide (FPGA-IPUG-02024) for details.




Figure 3.13. tx\_dphy IP Creation in Clarity Designer

The following shows guidelines and parameter settings required for this reference design.

- TX Interface Select CSI-2.
- Number of TX Lanes Set according to channel configuration. Must match NUM\_TX\_LANE\_\* setting.
- TX Gear Automatically set according to TX Line Rate.
- Bypass packet formatter Select checkbox to enable.
- TX Line Rate Set according to channel configuration. Total bandwidth must be fast enough to aggregate all RX channel data with extra overhead for the transitions between HS and LP modes.
- D-PHY Clock Mode Set according to channel configuration. Select Continuous when the TX bandwidth margin is small. Must match TX\*\_CLK\_MODE\_\* setting (Continuous = HS\_ONLY, Non-continuous = HS\_LP).
- Reference Clock Frequency Set the appropriate value which can be obtained from ref\_clk\_i pin, one of continuous rx\*\_byte\_clk, or on-chip GPLL. This clock frequency must be in one of the following ranges:
  - 24-30 MHz
  - 48-60 MHz
  - 72-90 MHz
  - 96-150 MHz
- tINIT\_SLAVE Value 1000 (default) is recommended.
- Bypass tINIT counter Disabled (unchecked) is recommended.

23



- Enable miscellaneous status signals must be set to enabled (checked).
- Protocol Timing Parameters tab Default values are recommended.

This module takes the byte data and outputs CSI-2 data after serialization in CSI-2 High Speed mode. It is recommended to set the design name to  $tx\_dphy$  and module name to  $tx\_ch$  so that you do not need to modify the instance name of this IP in the top level design as well as simulation setup file. Otherwise, you need to modify the names accordingly.

TX Gear 8 is automatically selected by Clarity Designer when the lane bandwidth is less than 900 Mbps, which means TX byte clock could be ~112 MHz. If this causes timing violations in Static Timing Analysis (STA), TX Gear should be changed to 16. Since the current version of TX DPHY IP creation does not allow manual setting of TX Gear, please consult with Lattice.

TX Line Rate setting is one of the key factors in this RD. Calculating the required TX lane bandwidth is derived from the following equation:

$$TX\_lane\_bandwidth = \frac{1}{m} \sum_{k=0}^{n-1} number\_of\_lanes\_in\_RX[k] * lane\_bandwidth\_in\_RX[k]$$

where m is number of TX lanes and n is number of RX channels.

Example: 5 to 1 aggregation with the following configuration

RX0: 4 lanes, 500 Mbps / lane, RX1: 4 lanes, 400 Mbps / lane, RX2: 4 lanes, 400 Mbps / lane, RX3: 2 lanes, 300 Mbps / lane, RX4: 1 lane, 200 Mbps / lane,

TX: 4 lanes

Then TX lane bandwidth =  $(4 \times 500 + 4 \times 400 + 4 \times 400 + 2 \times 300 + 1 \times 200) / 4 = 1.5$  Gbps.

The above configuration does not work if RX channels do not have enough length of blanking (LP) periods. The TX bandwidth is fast enough to cover all of RX channel HS data transmissions, but transition time going back and forth between HS and LP mode cannot be proportionally shrunk by increasing TX bandwidth. The guideline of minimum blanking period per active line is (500 ns x number of RX channels) if the above equation is used to get TX lane bandwidth, assuming continuous clock (HS\_ONLY mode) is set in TX D-PHY. In case of non-continuous clock (HS\_LP mode), the required blanking period is doubled. TX lane bandwidth has to be raised from the above value in case that RX channel cannot have enough blanking periods. Increasing RX FIFO size could be an alternative option in some cases, but most likely this is not as effective.

You should monitor FIFO overflow flags of all rx\_buffer modules (rx\*\_fifo\_full) instantiated and increase the TX bandwidth if any of rx\_buffer FIFO overflow happens.

You also should be aware of the relationship between the reference clock and DPHY clock. DPHY clock is generated by the internal PLL of TX D-PHY IP. Following is the equation to generate DPHY clock:

$$TX\_Line\_Rate\_per\_lane = \frac{1}{NI} * ref\_clk\_frequency * \frac{M}{NO}$$

where NI = 1, 2, 3, 4, or 5; M = 16, 17, ..., or 255; NO = 1, 2, 4, or 8. The following restrictions also exist:

$$24MHz \le \frac{1}{NI} * ref\_clk\_frequency \le 30 MHz,$$

$$640MHz \le \frac{1}{NI} * ref\_clk\_frequency * M \le 1500MHz$$

You must set the appropriate TX Line Rate (per lane) which can be obtained by the above equations applying the given reference clock frequency.



#### 3.8. Clock Distribution

In case of non-continuous clock (HS\_LP) mode in RX, each RX channel requires two clock trees (non-continuous RX byte clock and continuous RX byte clock) in CrossLink device. Since CrossLink has only eight primary clock trees, it is not possible to use HS\_LP mode in all RX channels in case of 4:1 or 5:1 aggregation when all RX channels come from different clock sources. Even in case of 2:1 or 3:1 aggregation, it may be difficult to generate continuous RX byte clocks for all RX channels if these channels are from different clock sources unless the continuous byte clocks for all RX channels are fed directly from the I/O pins. Therefore, you have to make sure that the continuous clock can be obtained to set the non-continuous clock mode in RX D-PHY on RX channels. The following are possible candidates of the continuous clock:

- PLL outputs driven by the external reference clock or a continuous byte clock from other channels
- Continuous byte clock from other channels (either directly or after divider)
- Continuous clock fed from I/O pin (either directly or after divider)

The sample design (vsi2\_aggregation\_vc.v) assumes that RX channel #2 is in HS-LP mode and other RX channels are in HS\_ONLY mode. In this example, the continuous byte clock for RX channel #2 and TX byte clock are generated by the on-chip GPLL taking the external clock as a reference clock. The code snippets are shown below. rx\*clk\_lp\_ctrl (clock signal for LP and HS mode control module for clock lane) could be different from rx\*\_clk\_byte\_fr (continuous byte clock for RX channel \*), but recommended to be the same to save the primary clock tree resources. *int\_gpll* is the name used in this top level design. This name has to be changed if the different name is used.

On TX side, using continuous or non-continuous clock mode does not affect the number of necessary clock trees (always uses one clock tree). To feed a clock to TX D-PHY IP, the external clock is necessary if continuous RX byte clocks are not appropriate to generate the desired clock for TX D-PHY. The clock to TX D-PHY must be continuous and within one of the following ranges:

- 24-30 MHz
- 48-60 MHz
- 72-90 MHz
- 96-150 MHz



## 4. Design and File Modifications by User

This RD is based on version 1.2/1.3 of the RX D-PHY IP and version 1.1/1.2 of the TX D-PHY IP. Due to the limitation of these IPs, some modifications are required depending on user configuration in addition to two directive files (synthesis directives.v, simulation directives.v).

#### 4.1. Top Level RTL

The current top-level file (csi2\_aggreagation\_vc.v) takes the secondary GPLL clock to feed a clock to TX D-PHY when EXT\_REF\_CLK is defined in synthesis\_directives.v and takes the byte clock of RX channel 0 when EXT\_REF\_CLK is not defined. This part must be modified if necessary according to the clocking scheme. The code snippet is shown below.

rx\*\_clk\_byte\_fr, rx\*\_clk\_lp\_ctrl, and tx\_refclk assignments also have to be modified if necessary as shown in the Clock Distribution section.

```
//// Reference Clock generation to TX D-PHY
                                                          /////
//// Customer has to modify here according to the available clock for TX-DPHY ////
//// tx refclk must be in the range of 24-30, 48-60, 72-90, or 96-150 MHz.
//// Crosslink GPLL must be used to avoid frequency holes of Mixel PLL if
                                                         /////
//// ref_clk_i nor rx*_clk_byte_fr is in these ranges.
                                                         111111
`ifdef EXT REF CLK
//
    assign tx refclk = ref clk i;
                            // use this if GPLL is necessary
//
     assign tx_refclk = pll_clk_op;
                             // use this if GPLL is necessary
     assign tx refclk = pll clk os;
`else
     assign tx refclk = rx0 clk byte fr; // could be from other channels
//
     assign tx_refclk = pll_clk_op; // use this if GPLL is necessary
`endif
//// CrossLink GPLL
int gpll pll inst (
 .CLKI (ref clk i),
 .CLKOS (pll clk os),
 .CLKOP (pll clk op),
 .LOCK (pll lock)
);
int gpll pll inst (
 .CLKI (rx0 clk byte fr),
 .CLKOP (pll_clk_op),
 .LOCK (pll lock)
);
*/
```

In addition, instance names of RX/TX D-PHY (rx\_ch0, rx\_ch1, ..., tx\_ch) have to be modified if you created these IP with different names.



#### 4.2. TX D-PHY IP

After creating TX D-PHY IP in Clarity Designer with non-continuous clock mode (TX\_CLK\_MODE\_HS\_LP), you must add an output signal *c2d\_rdy\_o* since this signal exists internally, but not brought out to the port.

```
In tx ch.v (assuming you created TX D-PHY IP with the instance name tx ch), add those two lines:
                                 // additional output, around line 77, after output d hs rdy o,
output
                 c2d rdy o,
.c2d rdy o
              (c2d rdy o),
                                 // added to a submodule, around line 113, after .d hs rdy o (d hs rdy o ),
In tx ch dphy tx.v, add one line and modify one line:
output
                 c2d rdy o,
                                 // additional output, around line 60, after output d hs rdy o,
                (c2d rdy o ), // fill in the port name c2d rdy o, around line 206 (currently empty)
.c2d ready o
In tx ch tx global operation.v, modify one line:
.c2d ready o
                (c2d_ready_o ), // fill in the port name c2d_ready_o, around line 67 (currently empty)
```

The above change is required only for non-continuous mode (TX\_CLK\_MODE\_HS\_LP). No change is required for continuous clock mode (TX\_CLK\_MODE\_HS\_ONLY).

When this IP is created, Clarity Designer automatically sets TX Gear value to 8 or 16 according to the lane bandwidth. The bandwidth threshold is 900 Mbps to switch 8 and 16, which means the highest TX byte clock is 112.5 MHz. In some cases, timing violation may occur and Gear 16 may be necessary when the lane bandwidth is between 800 and 900 Mbps. Please consult with Lattice if it is necessary to manually modify the TX Gear setting. Another possible workaround is to change the TX clock mode to HS\_ONLY if the current configuration is HS\_LP. This reduces the overhead of TX data transmission and may enable to use the lower lane bandwidth.

#### 4.3. RX D-PHY IP

RX D-PHY IP version 1.2 has issues related to Hard D-PHY. It is therefore not recommended to use Hard D-PHY in RX channel. On the other hand, Hard D-PHY is necessary in following configurations due to the limitations of numbers of available MIPI I/O ports for Soft D-PHY:

- 4 to1 aggregation with 4/4/4/4, 4/4/4/2, 4/4/4/1, or 4/4/2/2 RX lane configurations
- All 5 to 1 aggregation configurations

In case RX Hard D-PHY is required, it is recommended to set word aligner option enabled. Please consult with Lattice if one of the above configurations is necessary.



## 5. Design Simulation

The script file (csi2\_aggregation\_vc\_fsim.do) and testbench files are provided to run the functional simulation by Active HDL. If you follow the naming recommendations regarding design name and instance name when RX and TX D-PHY IPs are created by Clarity Designer, the following are the only changes required in the script file:

- Diamond installation directory path
- User project directory
- Comment out if GPLL is not in use
- Comment out or remove lines for unused RX channel(s)
- Number of TX lanes

```
### Set Diamond installation directory ###
set diamond_dir [C:/lscc/diamond/3.10_x84]

### Set Customer's simulation directory ###
set sim_dir [C:/Users/______/csi2_aggr_RD11_4ch/simulation/lifmd

cd $sim_dir

Own project directory
```

Figure 5.1. Script Modification #1



```
vlog -v2k5 -dbg $diamond_dir/cae_library/simulation/blackbox/lifmd_black_boxes-aldec.vp ¥
$diamond_dir/cae_library/simulation/verilog/lifmd/*.v ¥
$diamond_dir/cae_library/simulation/verilog/pmi/*.v ¥
+incdir*./../../source/verilog/lifmd*"./"+"./../../testbench/verilog" ./../../testbench/verilog/csi2_aggregation_vc_tb.v ¥
./../../source/verilog/lifmd/csi2_aggregation_vc.v ¥
./.../rx_dphy/rx_ch0/dphy_rx_eval/rx_ch0/src/beh_rtl/rx_global_ctrl_beh.v ¥
./.../rx_dphy/rx_ch0/dphy_rx_eval/rx_ch0/src/beh_rtl/dphy_rx_wrap_beh.v ¥
./.../.source/verilog/lifmd/lane_align.v ¥
./.../.source/verilog/lifmd/beh/csi2_parser_beh.v ¥
./.../.source/verilog/lifmd/beh/rx_buffer_beh.v ¥
./.../.source/verilog/lifmd/beh/rtdm_ctrl_beh.v ¥
./.../.source/verilog/lifmd/beh/tdm_ctrl_beh.v ¥
./.../.source/verilog/lifmd/tx_dphy_if.v ¥
./.../.source/verilog/lifmd/tx_dphy_if.v ¥
    /../../source/verilog/lifmd/tx_dphy_if.v \
/../../int_gp|l/int_gp|l.v \
                                                                                                                                                                                                                                                          Comment out if GPLL is not in use
  ##### RX D-PHY IP #####
##### KA D-FMY IF ######
#### CHO; no need to use *_params.v file ###
#vlog -dbg "./../../rx_dphy/rx_ch0/rx_ch0.v"
vlog -dbg "./../../rx_dphy/rx_ch0/rx_ch0.v"
vlog -dbg "./../../rx_dphy/rx_ch0/rx_ch0_dphy_rx.v"
vlog -dbg "./../../rx_dphy/rx_ch0/rx_ch0_rx_global_ctrl.v"
vlog -dbg "./../.rx_dphy/rx_ch0/rx_ch0_dphy_rx_wrap.v"
  ### CH1; no need to use *_params.v file ###
 #vlog -dbg "./../../rx_dphy/rx_ch1/rx_ch1_params.v"
vlog -dbg "./../../rx_dphy/rx_ch1/rx_ch1.v"
vlog -dbg "./../../rx_dphy/rx_ch1/rx_ch1_dphy_rx.v"
vlog -dbg "./../../rx_dphy/rx_ch1/rx_ch1_rx_global_ctr1.v"
vlog -dbg "./../../rx_dphy/rx_ch1/rx_ch1_dphy_rx_wrap.v"
  ### CH2; no need to use *_params.v file ###
 ### dig, no leed to use "params.v"

vlog -dbg "./../../rx_dphy/rx_ch2/rx_ch2_params.v"

vlog -dbg "./../../rx_dphy/rx_ch2/rx_ch2.v"

vlog -dbg "./../../rx_dphy/rx_ch2/rx_ch2_dphy_rx.v"

vlog -dbg "./../../rx_dphy/rx_ch2/rx_ch2_rx_global_ctrl.v"

vlog -dbg "./../../rx_dphy/rx_ch2/rx_ch2_dphy_rx_wrap.v"
  ### CH3; no need to use *_params.v file ###
 #Vlog -dbg "./../../rx_dphy/rx_ch3/rx_ch3_params.v"
vlog -dbg "./../../rx_dphy/rx_ch3/rx_ch3.v"
vlog -dbg "./../../rx_dphy/rx_ch3/rx_ch3_dphy_rx.v"
vlog -dbg "./../rx_dphy/rx_ch3/rx_ch3_rx_global_ctrl.v"
vlog -dbg "./../rx_dphy/rx_ch3/rx_ch3_dphy_rx_wrap.v"
 ### CH4; no need to use *_params.v file ###
Comment out unnecessary RX channel(s)
##### TX D-PHY IP #####

vlog -dbg "....../tx_dphy/tx_ch/tx_ch_params.v"

vlog -dbg "....../tx_dphy/tx_ch/tx_ch.v"

vlog -dbg "....../tx_dphy/tx_ch/tx_ch_dphy_tx.v"

vlog -dbg "....../tx_dphy/tx_ch/tx_ch_sig_delay.v"

vlog -dbg "...../tx_dphy/tx_ch/tx_ch_synchronizer.v"

vlog -dbg "...../tx_dphy/tx_ch/tx_ch_tx_global_operation.v"

vlog -dbg "...../tx_dphy/tx_ch/tx_ch_tinit_count.v"

vlog -dbg "...../tx_dphy/tx_ch/tx_ch_tinit_count.v"

vlog -dbg "...../tx_dphy/tx_ch/tx_ch_dci_wrapper.v"

vlog -dbg "...../tx_dphy/tx_ch/dphytx_eval/tx_ch/dphytx_eval/tx_ch/src/beh_rtl/tx_global_operation_beh.v"

vlog -dbg "...../tx_global_operation_beh.v"

vlog -dbg "...../tx_LANE_4"...../tx_dphy/tx_ch/dphytx_eval/tx_ch/src/beh_rtl/dci_wrapper_beh.v"
  vsim +access +r top
  wave /top/dut/*
  run -all
```

Figure 5.2. Script Modification #2



You need to modify simulation\_directives.v according to your configuration (refer to Simulation Directives for details). By executing the script in Active HDL, compilation and simulation are executed automatically. The testbench takes all data comparison between the expected data and output data from the RD, including VC and ECC data modifications. It shows following statements while running and doing data comparison:

```
# KERNEL: [93725383860][DPHY_CHK] payload data = 0b f6 6c bd --- Data matches ch0 : 0b f6 6c bd # KERNEL: [93726027380][DPHY_CHK] payload data = ea c6 c4 f1 --- Data matches ch0 : ea c6 c4 f1 # KERNEL: [93726670660][DPHY_CHK] payload data = 7d 35 29 3e --- Data matches ch0 : 7d 35 29 3e # KERNEL: [93727314180][DPHY_CHK] payload data = 83 01 35 71 --- Data matches ch0 : 83 01 35 71
```

When the simulation is finished, the following statements are shown:

```
# KERNEL: CH #0 (VC = 0) : 140 / 140 HS transmission completed successfully # KERNEL: CH #1 (VC = 1) : 81 / 81 HS transmission completed successfully # KERNEL: CH #2 (VC = 2) : 84 / 84 HS transmission completed successfully # KERNEL: CH #3 (VC = 3) : 115 / 115 HS transmission completed successfully # KERNEL: ## Simulation Completed ###
```

One HS transmission is either Frame Start/End short packet or long packet of one active video line. The result would be fine if the numerator is equal to denominator in the statements.

You should set small values in CH\*\_NUM\_LINES and CH\*\_NUM\_PIXELS directives in simulation\_directives.v file, especially in the first simulation trial to minimize simulation time. On the other hand, it makes sense to set the actual value to CH\*\_NUM\_PIXELS directives and CH\*\_DPHY\_LPS\_GAP directives when TX bandwidth cannot have extra margin against total RX bandwidth. By setting realistic values, FIFO overflow could be detected when the margin is not large enough.



Figure 5.3 shows an example of 4-channel aggregation. tx\*\_bd\_rdy = 1 indicates the waiting period from the completion of one HS transmission data write (to rx\_buffer) to the start of FIFO read by tdm\_ctrl. This waiting period gets longer when the channel in question is in a cue to be read by tdm\_ctrl.




Figure 5.3. Functional Simulation Example



Figure 5.4 shows an example of FIFO overflow in rx\_buffer. tx0\_bd\_rdy = 1 period get long and that leads to FIFO overflow on channel 0. Simulation automatically stops when FIFO overflow happens.




Figure 5.4. FIFO Overflow



#### 6. Known Limitations

Following are the limitations of this reference design:

- All incoming MIPI data lanes must go into LP mode during horizontal blanking periods. Using null and/or blanking long packet to fill the blanking period is not allowed.
- RX Gear 16 with 4-lane configuration is not supported.
- RX channel must use HS\_ONLY mode (continuous clock mode) when the corresponding continuous clock is not obtained.
- TX Gear cannot be set manually (refer to the TX D-PHY IP section).
- Using Hard D-PHY on RX is not recommended (refer to the RX D-PHY IP section).
- Total number of RX clock and data lanes by RX D-PHY Soft IP cannot exceed 15.



## 7. Design Package and Project Setup

MIPI CSI-2 Virtual Channel Aggregation Reference Design for CrossLink is available on www.latticesemi.com. Figure 7.1 shows the directory structure. The design is targeted for LIF\_MD6000-6KMG80I. synthesis\_directives.v and simulation\_directives.v are set to configure four RX channels as an example shown below:

- RX CH #0: 2 lanes with Soft D-PHY with Gear 16 in continuous clock mode
- RX CH #1: 4 lanes with Soft D-PHY with Gear 8 in continuous clock mode
- RX CH #2: 1 lanes with Soft D-PHY with Gear 16 in non-continuous clock mode
- RX CH #3: 2 lanes with Soft D-PHY with Gear 8 in continuous clock mode
- TX: 4 lanes with Gear 8

You can modify the directives for own configuration.




Figure 7.1. Directory Structure

Folders  $rx\_dphy$  and  $tx\_dphy$  are expected to be added under your project directory when Clarity Designer creates RX and TX D-PHY IPs. The  $ngo\$ lifmd folder contains mapped netlists of  $csi2\_parser$ ,  $rx\_buffer$ , and  $tdm\_ctrl$  with all possible configurations designated by suffixes. Following shows explanation of the suffixes:

- \_VC\*#: \* VC mode; P (pass through), R (replace), #: multiple VC ID; M (multiple VC IDs), S (single VC ID)
- FC\*: \* Frame Counter mode; ON (replace), PT (pass through)
- \_C\* : Number of RX channels; 2 5
- \_RL\*G\*\*: \* Number of RX lanes; 1, 2, or 4, \*\* RX Gear; 8 or 16
- \_TL\*G\*\*B\*\*\*: \* Number of TX lanes; 1, 2, or 4, \*\* TX Gear; 8 or 16, \*\*\* RX Buffer Depth; 512, 1024, or 2048

The blackbox files (\*\_bb.v) are also contained in the *ngo\lifmd* folder. You can include corresponding \_bb.v files as design files in Diamond according to own configuration. Alternatively, it is possible to include all \_bb.v files as long as *csi2 aggregation vc* is specified as the top-level design. Figure 7.2 shows design files used in the Diamond project.

© 2019 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



Clarity Designer creates three .sbx files. In this example, all 144\_bb.v files are included in the project. By specifying csi2\_aggregation\_vc as a top-level design, all unnecessary files are ignored. GPLL design file must be added if necessary.




Figure 7.2. Project Files

You need to set the path for .ngo files in the translation stage. This can be done by editing strategy file (*Strategy1*) shown in Figure 7.2. Select Translate Design and set Macro Search Path as shown in Figure 7.3.






Figure 7.3. Path Setting for .ngo Files



## 8. Resource Utilization

Resource utilization depends on the configurations. Table 8.1 shows resource utilization examples under certain configurations. Actual usage may vary.

**Table 8.1. Resource Utilization Examples** 

Configuration	LUT %	FF %	EBR	1/0
4 RX channels with 4/4/2/1 lanes, TX Gear 16	78	48	16	32
3 RX channels with 4/4/4 lanes, TX Gear 16	74	47	12	32
5 RX channels with 4/4/2/1 lanes, TX Gear 8	70	45	8	22



### References

- MIPI® Alliance Specification for D-PHY Version 1.1
- MIPI® Alliance Specification for Camera Serial Interface 2 (CSI-2) Version 1.1
- MIPI® Alliance Specification for Camera Serial Interface 2 (CSI-2) Version 2.0
- CSI-2/DSI D-PHY Receiver Submodule IP User Guide (FPGA-IPUG-02025)
- CSI-2/DSI D-PHY Transmitter Submodule IP User Guide (FPGA-IPUG-02024)

For more information on the CrossLink FPGA device, visit http://www.latticesemi.com/Products/FPGAandCPLD/CrossLink.

For complete information on Lattice Diamond Project-Based Environment, Design Flow, Implementation Flow, Tasks, and Simulation Flow, see the Lattice Diamond User Guide.



## **Technical Support Assistance**

Submit a technical support case through www.latticesemi.com/techsupport.



## **Revision History**

#### Revision 1.2, September 2019

Section	Change Summary
All	Added Disclaimers section.
Supported Device and IP	Newly added to support CrossLinkPlus.

#### Revision 1.1, March 2019

Section	Change Summary
Features List	Updated item regarding support for non-continuous clock mode.
Synthesis Directives	Updated section to reflect the following changes:
	RX Gear 16 is supported in 1-lane and 2-lane configurations.
	HS_LP mode is allowed on RX channels.
	VC related directives are added to support pass through mode and multiple VC mode.
	<ul> <li>Frame counter related directives are added to support Data Field replacement by FPGA's own frame counter.</li> </ul>
Simulation Directives	Frame Number related directives are added to support enabling/disabling frame number in Data Filed of Frame Start/End short packet.
rx_dphy	Updated description related to HS_LP and Gear 16 support.
csi2_parser	Added description related to VC pass through mode and multiple VC mode.
Clock Distribution	Added description related to HS_LP mode.
Top Level RTL	Updated description due to the configuration change of the sample design.
Design Simulation	Updated Figure 5.2 to reflect configuration change.
Known Limitations	Updated description due to HS_LP mode and RX Gear 16 support.
Design Package and Project Setup	Updated description due to the configuration change of the sample design.
	Added description related to VC pass through mode and multiple VC mode.
	Added description related to Frame Counter mode.

#### Revision 1.0, March 2019

Section	Change Summary
All	Initial release.



www.latticesemi.com