



SDR Module - Lattice Radiant Software

User Guide

FPGA-IPUG-02059-1.6

August 2024

Disclaimers

Lattice makes no warranty, representation, or guarantee regarding the accuracy of information contained in this document or the suitability of its products for any particular purpose. All information herein is provided AS IS, with all faults, and all associated risk is the responsibility entirely of the Buyer. The information provided herein is for informational purposes only and may contain technical inaccuracies or omissions, and may be otherwise rendered inaccurate for many reasons, and Lattice assumes no obligation to update or otherwise correct or revise this information. Products sold by Lattice have been subject to limited testing and it is the Buyer's responsibility to independently determine the suitability of any products and to test and verify the same. LATTICE PRODUCTS AND SERVICES ARE NOT DESIGNED, MANUFACTURED, OR TESTED FOR USE IN LIFE OR SAFETY CRITICAL SYSTEMS, HAZARDOUS ENVIRONMENTS, OR ANY OTHER ENVIRONMENTS REQUIRING FAIL-SAFE PERFORMANCE, INCLUDING ANY APPLICATION IN WHICH THE FAILURE OF THE PRODUCT OR SERVICE COULD LEAD TO DEATH, PERSONAL INJURY, SEVERE PROPERTY DAMAGE OR ENVIRONMENTAL HARM (COLLECTIVELY, "HIGH-RISK USES"). FURTHER, BUYER MUST TAKE PRUDENT STEPS TO PROTECT AGAINST PRODUCT AND SERVICE FAILURES, INCLUDING PROVIDING APPROPRIATE REDUNDANCIES, FAIL-SAFE FEATURES, AND/OR SHUT-DOWN MECHANISMS. LATTICE EXPRESSLY DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY OF FITNESS OF THE PRODUCTS OR SERVICES FOR HIGH-RISK USES. The information provided in this document is proprietary to Lattice Semiconductor, and Lattice reserves the right to make any changes to the information in this document or to any products at any time without notice.

Contents

Contents	3
Abbreviations in This Document.....	6
1. Introduction	7
1.1. Features	7
1.2. Conventions	7
1.2.1. Nomenclature.....	7
1.2.2. Signal Names	7
2. Functional Description.....	8
2.1. Overview	8
2.2. Functional Diagrams.....	9
2.2.1. GIREG_RX.SCLK.....	9
2.2.2. GOREG_TX.SCLK	11
2.3. Signal Description.....	15
2.4. Attribute Summary.....	16
3. IP Generation and Evaluation	18
3.1. Licensing the IP.....	18
3.2. Generation and Synthesis	18
3.3. Running Functional Simulation	20
3.4. Hardware Evaluation.....	21
Appendix A. Resource Utilization	22
References	23
Technical Support Assistance	24
Revision History	25

Figures

Figure 2.1. SDR I/O Module Top Level Block Diagram	8
Figure 2.2. GIREG_RX.SCLK Bypass/Static Default/Static User-Defined Delay Block Diagram	9
Figure 2.3. GIREG_RX.SCLK Bypass/Static Default/Static User-Defined Delay Inversion Enabled Block Diagram	9
Figure 2.4. GIREG_RX.SCLK Dynamic Default/Dynamic User-Defined Delay Block Diagram	10
Figure 2.5. GOREG_TX.SCLK Bypass/Static User-Defined Delay Block Diagram	11
Figure 2.6. GOREG_TX.SCLK Dynamic User-Defined Delay Block Diagram	12
Figure 2.7. GOREG_TX.SCLK Bypass/Static User Defined Delay Tristate Control Enabled Block Diagram	13
Figure 2.8. GOREG_TX.SCLK Dynamic User Defined Delay Tristate Control Enabled Block Diagram	14
Figure 3.1. Module/IP Block Wizard	18
Figure 3.2. Configure Block of SDR I/O Module	19
Figure 3.3. Check Generated Result	19
Figure 3.4. Simulation Wizard	20
Figure 3.5. Adding and Reordering Source	21
Figure 3.6. Simulation Waveform	21

Tables

Table 2.1. SDR I/O Module Interfaces8

Table 2.2. SDR I/O Module Receive Signal Description15

Table 2.3. SDR I/O Module Transmit Signal Description.....15

Table 2.4. Attributes Table16

Table 2.5. Attributes Description17

Table 3.1. Generated File List20

Table A.1. Resource Utilization (LIFCL-40-9BG400I)22

Table A.2. Resource Utilization (LFPCNX-100-9LFG672I).....22

Abbreviations in This Document

A list of abbreviations used in this document.

Abbreviation	Definition
RTL	Register Transfer Level
SDR	Single Data Rate

1. Introduction

The Lattice Semiconductor Single Data Rate Input/Output (SDR I/O) Module is designed to be used in a wide range of applications in which fast data transmission is required.

1.1. Features

The key features of Single Data Rate Input/Output (SDR I/O) Module include:

- Receive and Transmit Interface of up to 300 Mbps
- Selectable I/O type
 - Single-ended or Differential Signaling
- 1-bit to 256-bit data bus width
- 1 MHz to 300 MHz clock frequency depending on I/O type
- Data Path Delay that includes following options:
 - Bypass
 - Static Default (Receive Interface only)
 - Dynamic Default (Receive Interface only)
 - Static User-Defined
 - Dynamic User-Defined
- Tristate control (Transmit Interface only)
- Clock inversion (Receive Interface only)

1.2. Conventions

1.2.1. Nomenclature

The nomenclature used in this document is based on Verilog HDL.

1.2.2. Signal Names

Signal names that end with:

- `_n` are active low
- `_i` are input signals
- `_o` are output signals
- `_io` are bi-directional input/output signals

2. Functional Description

2.1. Overview

Table 2.1. SDR I/O Module Interfaces

Feature	Description	Comments
GIREG_RX.SCLK	SDR Receive Interface	Supports bypassed, static, and dynamic data path delay. Supports clock inversion logic
GOREG_TX.SCLK	SDR Transmit Interface	Supports bypassed, static, and dynamic data path delay. Supports tristate control.

Notes:

- G – Generic
- IREG – SDR input I/O register
- OREG – SDR output I/O register
- _RX – Receive interface
- _TX – Transmit interface
- .SCLK – Uses SCLK (primary clock) clocking resource

SDR GIREG_RX.SCLK interface is used when a simple input register is required for the design. The clock input to the input register can be optionally inverted if required. These interfaces always use SCLK.

SDR GOREG_TX.SCLK interface is used for an SDR data output implementation with tight specifications on clock out to data out skew. The same clock is used for both data and clock generation.

Single Data Rate applications capture data on one edge of a clock only.

Figure 2.1 presents a top-level block diagram of SDR I/O Module.




Figure 2.1. SDR I/O Module Top Level Block Diagram

2.2. Functional Diagrams

2.2.1. GIREG_RX.SCLK

For detailed information regarding these GIREG_RX.SCLK configurations, refer to the High-Speed I/O User Guide for the targeted device family.




Figure 2.2. GIREG_RX.SCLK Bypass/Static Default/Static User-Defined Delay Block Diagram

Figure 2.2 shows the block diagram for the configurations described in Sections 2.2.1.1 and 2.2.1.2.

2.2.1.1. GIREG_RX.SCLK Bypass Interface

- Reset *rst_i* is active High asynchronous reset. Change from High to Low to deassert.
- The data signal passes through a register that captures input data at the positive edge of *clk_i*.
- Output sampling clock *sclk_o* is routed from *clk_i*.

2.2.1.2. GIREG_RX.SCLK Static Default/Static User-Defined Delay Interface

- Reset *rst_i* is active High asynchronous reset. Change from High to Low to deassert.
- The input data signal is routed internally through a delay I/O module to remove clock injection time. The delay value may be equal to the default or user-defined value configured through the Module/IP Block Wizard.
- The delayed input signal then passes through a register that captures input data at the positive edge of *clk_i*.
- Output sampling clock *sclk_o* is routed from *clk_i*.




Figure 2.3. GIREG_RX.SCLK Bypass/Static Default/Static User-Defined Delay Inversion Enabled Block Diagram

Figure 2.3 shows the block diagram for the configurations described in Sections 2.2.1.3 and 2.2.1.4.

2.2.1.3. GIREG_RX.SCLK Bypass Inversion Enabled Interface

- Reset *rst_i* is active High asynchronous reset. Change from High to Low to deassert.
- The data signal passes through a register that captures input data at the positive edge of *clk_i*.
- Output sampling clock *sclk_o* is routed from inverted *clk_i*.

2.2.1.4. GIREG_RX.SCLK Static Default/Static User-Defined Delay Inversion Enabled Interface

- Reset *rst_i* is active High asynchronous reset. Change from High to Low to deassert.
- The input data signal is routed internally through a delay I/O module to remove clock injection time. The delay value may be equal to the default or user-defined value configured through the Module/IP Block Wizard.
- The delayed input signal then passes through a register that at the positive edge of *clk_i*.
- Output sampling clock *sclk_o* is routed from inverted *clk_i*.




Figure 2.4. GIREG_RX.SCLK Dynamic Default/Dynamic User-Defined Delay Block Diagram

Figure 2.4 shows the block diagram for the configurations described in Sections 2.2.1.5 and 2.2.1.6.

2.2.1.5. GIREG_RX.SCLK Dynamic Default/Dynamic User-Defined Delay Interface

- Reset *rst_i* is active High asynchronous reset. Change from High to Low to deassert.
- The input data signal is routed internally through a delay I/O module to remove clock injection time. The delay value may be equal to the default or user-defined value configured through the Module/IP Block Wizard. The delay value may also be dynamically changed by setting *loadn_i* input to reset the data path delay setting to default. The inputs *coarse_dly_i*, *direction_i*, and *move_i* are used to update the data path delay after resetting it to default. See Table 2.2 for the description of these signals.
- The delayed input signal then passes through a register that captures data at the positive edge of *clk_i*.
- Output sampling clock *sclk_o* is routed inverted *clk_i*.

2.2.1.6. GIREG_RX.SCLK Dynamic Default/Dynamic User-Defined Delay Inversion Enabled Interface

- Reset *rst_i* is active High asynchronous reset. Change from High to Low to deassert.
- The input data signal is routed internally through a delay I/O module to remove clock injection time. The delay value may be equal to the default or user-defined value configured through the Module/IP Block Wizard. The delay value may also be dynamically changed by setting *loadn_i* input to reset the data path delay setting to default. The inputs *coarse_dly_i*, *direction_i*, and *move_i* are used to update the data path delay after resetting it to default. See Table 2.2 for the description of these signals.
- The delayed input signal then passes through a register that captures data at the positive edge of *clk_i*.
- Output sampling clock *sclk_o* is routed inverted *clk_i*.

2.2.1.7. Static and Dynamic Default Delay Settings for RTL

The SDR RX static and dynamic default configurations use *O* and *ONS* fine and coarse delay settings respectively for RTL simulation. However, this does not produce default delay settings on silicon due to the unavoidable difference in behavior between the simulation model and the silicon. Therefore, different default fine and coarse delay settings derived from silicon characterization data are applied on DELAYB and DELAYA for static and dynamic default configuration respectively. Performed during the Radiant implementation flow, this ensures that the default delay is correctly produced in a silicon. This may prevent the post-routed netlist simulation from producing default delay and, thus, fail the simulation with the testbench that comes with the IP.

2.2.2. GOREG_TX.SCLK

For detailed information regarding these GIREG_TX.SCLK configurations, refer to the High-Speed I/O User Guide for the targeted device family.




Figure 2.5. GOREG_TX.SCLK Bypass/Static User-Defined Delay Block Diagram

Figure 2.5 shows the block diagram for the configurations described in Sections 2.2.2.1 and 2.2.2.2.

2.2.2.1. GOREG_TX.SCLK Bypass Interface

- Reset *rst_i* is active High asynchronous reset. Change from High to Low to deassert.
- The data signal passes through a register that captures input data at the positive edge of *clk_i* and outputs it to *data_o*.
- Output sampling clock *clk_o* is internally routed through a generic X1 ODDR primitive from *sclk_i*.

2.2.2.2. GOREG_TX.SCLK Static User-Defined Delay Interface

- Reset *rst_i* is active High asynchronous reset. Change from High to Low to deassert.
- The data signal passes through a register that captures input data at the positive edge of *clk_i*. The registered data is internally routed through a delay module before it is output to *data_o*. The delay value is equal to the user-defined value configured through the Module/IP Block Wizard.
- Output sampling clock *clk_o* is internally routed through a generic X1 ODDR primitive from *sclk_i*.




Figure 2.6. GOREG_TX.SCLK Dynamic User-Defined Delay Block Diagram

Figure 2.6 shows the block diagram for the configurations described in Section 2.2.2.3.

2.2.2.3. GOREG_TX.SCLK Dynamic User-Defined Delay Interface

- Reset *rst_i* is active High asynchronous reset. Change from High to Low to deassert.
- The data signal passes through a register that captures input data at the positive edge of *clk_i*. The registered data is internally routed through a delay module before it is output to *data_o*. The delay value may be equal to the default or user-defined value configured through the Module/IP Block Wizard. The delay value may also be dynamically changed by setting *loadn_i* input to reset the data path delay setting to default. The inputs *coarse_dly_i*, *direction_i*, and *move_i* are used to update the data path delay after resetting it to default. See [Table 2.3](#) for the description of these signals.
- Output sampling clock *clk_o* is internally routed through a generic X1 ODDR primitive from *sclk_i*.




Figure 2.7. GOREG_TX.SCLK Bypass/Static User Defined Delay Tristate Control Enabled Block Diagram

Figure 2.7 shows the block diagram for the configurations described in [Sections 2.2.2.4 and 2.2.2.5](#).

2.2.2.4. GOREG_TX.SCLK Bypass Tristate Control Enabled Interface

- Reset *rst_i* is active High asynchronous reset. Change from High to Low to deassert.
- The data signal passes through a register that captures input data at the positive edge of *clk_i*. This signal is input to the tristate buffer for *data_o*.
- Input to tristate buffer for *clk_o* output is internally routed through a generic X1 ODDR primitive from *sclk_i*.
- data_o* and *clk_o* are both output from a tristate buffer. When *outen_n_i* is set to Low, data is passed to both outputs. When *outen_n_i* is set to High, both outputs are Hi-Z.

2.2.2.5. GOREG_TX.SCLK Static User Defined Delay Tristate Control Enabled Interface

- Reset *rst_i* is active High asynchronous reset. Change from High to Low to deassert.
- The data signal passes through a register that captures input data at the positive edge of *clk_i*. The registered data is internally routed through a delay module before it is output to *data_o*. The delay value is equal to user-defined value configured through the Module/IP Block Wizard. The delayed signal is input to the tristate buffer for *data_o*.
- Input to tristate buffer for *clk_o* output is internally routed through a generic X1 ODDR primitive from *sclk_i*.
- data_o* and *clk_o* are both output from a tristate buffer. When *outen_n_i* is set to Low, data is passed to both outputs. When *outen_n_i* is set to High, both outputs are Hi-Z.




Figure 2.8. GOREG_TX.SCLK Dynamic User Defined Delay Tristate Control Enabled Block Diagram

Figure 2.8 shows the block diagram for the configurations described in [Section 2.2.2.6](#).

2.2.2.6. GOREG_TX.SCLK Dynamic User Defined Delay Tristate Control Enabled Interface

- Reset *rst_i* is active High asynchronous reset. Change from High to Low to deassert.
- The data signal passes through a register that captures input data at the positive edge of *clk_i*. The registered data is internally routed through a delay module before it is output to *data_o*. The delay value may be equal to the default or user-defined value configured through the Module/IP Block Wizard. The delay value may also be dynamically changed by setting *loadn_i* input to reset the data path delay setting to default. The inputs *coarse_dly_i*, *direction_i*, and *move_i* are used to update the data path delay after resetting it to default. See [Table 2.3](#) for the description of these signals. The delayed signal is input to the tristate buffer for *data_o*.
- Input to tristate buffer for *clk_o* output is internally routed through a generic X1 ODDR primitive from *sclk_i*.
- *data_o* and *clk_o* are both output from a tristate buffer. When *outen_n_i* is set to Low, data is passed to both outputs. When *outen_n_i* is set to High, both outputs are Hi-Z.

2.3. Signal Description

Table 2.2. SDR I/O Module Receive Signal Description

Port Name	Direction	Description
Clocks and Reset		
rst_i	In	Active HIGH asynchronous reset signal.
sclk_o	Out	Received data sampling clock
User Interface		
data_o[n-1:0]	Out	Received input data to fabric.
loadn_i[n-1:0]	In	Active LOW signal to reset data path delay setting to default. Only available during dynamic default or dynamic user-defined data path delay.
move_i[n-1:0]	In	Increments or decrements data path delay setting depending on direction_i. Only available during dynamic default or dynamic user-defined data path delay.
direction_i[n-1:0]	In	1 to decrease and 0 to increase data path delay. This is only available during dynamic default or dynamic user-defined data path delay.
coarse_dly_i[2×n-1:0]	In	Coarse delay value for data path you set. This is only available during dynamic default or dynamic user-defined data path delay.
cflag_o[n-1:0]	Out	Underflow or overflow flag to indicate that minimum or maximum data path delay adjustment is reached. This is only available during dynamic default or dynamic user-defined data path delay.
I/O Pad Interface		
clk_i	In	Clock input signal from I/O.
data_i[n-1:0]	In	Data input signal from I/O.

***Note:** n = number of lanes/bus width.

Table 2.3. SDR I/O Module Transmit Signal Description

Port Name	Direction	Description
Clocks and Reset		
rst_i	In	Active HIGH asynchronous reset signal.
sclk_i	In	Transmit data sampling clock.
User Interface		
data_i[n-1:0]	In	Transmit output data going to I/O.
outen_n_i	In	Active LOW signal output enable. Only available when Tri-State mode is enabled.
loadn_i[n-1:0]	In	Active LOW signal to reset data path delay setting to default. Only available during dynamic default or dynamic user-defined data path delay.
move_i[n-1:0]	In	Increments or decrements data path delay setting depending on direction_i. Only available during dynamic default or dynamic user-defined data path delay.
direction_i[n-1:0]	In	1 to decrease and 0 to increase data path delay. This is only available during dynamic default or dynamic user defined data path delay.
coarse_dly_i[2×n-1:0]	In	Coarse delay value for data path set by user. This is only available during dynamic default or dynamic user-defined data path delay.
cflag_o[n-1:0]	Out	Underflow or overflow flag to indicate that minimum or maximum data path delay adjustment is reached. This is only available during dynamic default or dynamic user-defined data path delay.
I/O Pad Interface		
clk_o	Out	Clock output signal to I/O.
data_o[n-1:0]	Out	Data output signal to I/O.

***Note:** n = number of lanes/bus width.

2.4. Attribute Summary

Table 2.4 provides a list of user configurable attributes for the SDR I/O Module. Attribute settings are specified using SDR I/O Module Configuration user interface in Lattice Radiant.

Table 2.4. Attributes Table

Attribute	Selectable Values	Default	Dependency on other Attributes
Interface Type	Receive, Transmit	Receive	—
I/O Standard for this Interface	LVDS, SSTL15_I, SSTL15D_I, SSTL135_I, SSTL135D_I, HSTL15_I, HSTL15D_I, HSUL12, HSUL12D, LVTTTL33, LVCMOS33, LVCMOS25, LVCMOS18, LVCMOS18H, LVCMOS15, LVCMOS15H, LVCMOS12, LVCMOS12H, LVCMOS10H, LVCMOS10R	LVDS	If clock frequency is greater than 250 MHz, selectable values are only LVDS, SSTL15_I, SSTL15D_I, SSTL135_I, SSTL135D_I, HSUL12, HSUL12D. If clock frequency is greater than 200MHz, selectable values are only LVDS, SSTL15_I, SSTL15D_I, SSTL135_I, SSTL135D_I, HSTL15_I, HSTL15D_I, HSUL12, HSUL12D. If clock frequency is greater than 150MHz, selectable values are only LVDS, SSTL15_I, SSTL15D_I, SSTL135_I, SSTL135D_I, HSTL15_I, HSTL15D_I, HSUL12, HSUL12D, LVTTTL33, LVCMOS33, LVCMOS25, LVCMOS18, LVCMOS18H. If clock frequency is greater than 100MHz, selectable values are only LVDS, SSTL15_I, SSTL15D_I, SSTL135_I, SSTL135D_I, HSTL15_I, HSTL15D_I, HSUL12, HSUL12D, LVTTTL33, LVCMOS33, LVCMOS25, LVCMOS18, LVCMOS18H, LVCMOS15H. If clock frequency is greater than 50MHz, selectable values are only LVDS, SSTL15_I, SSTL15D_I, SSTL135_I, SSTL135D_I, HSTL15_I, HSTL15D_I, HSUL12, HSUL12D, LVTTTL33, LVCMOS33, LVCMOS25, LVCMOS18, LVCMOS18H, LVCMOS15, LVCMOS15H, LVCMOS12H.
Bus Width for this Interface	1 – 256	8	—
Data Path Delay	Bypass, Static Default, Dynamic Default, Static User Defined, Dynamic User Defined	Bypass	<i>Static Default and Dynamic Default are supported for Interface Type == Receive</i>
Fine Delay Value for User Defined	0 – 126	0	<i>Data Path Delay == Static User Defined or Dynamic User Defined</i>
Coarse Delay Value for User Defined	0NS 0P8NS 1P6NS	0NS	<i>Data Path Delay == Static User Defined or Dynamic User Defined</i>
Enable Tristate Control	Checked, Not checked	Not checked	<i>Interface Type == Transmit</i>
Enable Clock Inversion	Checked, Not checked	Not checked	<i>Interface Type == Receive</i>
Clock Frequency for this Interface (MHz)	1 – 300	200	—
Bandwidth for this Interface (Mbits/s)	Calculated	1600	Clock Frequency × Bus Width. Display for information only

***Note:** All attributes can be configured from the General tab of the Lattice Radiant Software user interface.

Table 2.5 shows the description of the attributes used on SDR I/O module.

Table 2.5. Attributes Description

Attribute Name	Description
Interface Type	Selects interface type as Receive or Transmit.
I/O Standard for this Interface	List of Single-ended or Differential I/O supported.
Bus Width for this Interface	Total number of lanes/bus width.
Data Path Delay	Selects among Bypass, Static Default, Static User Defined, Dynamic Default or Dynamic User Defined. Allows setting default data path coarse and fine delay values when selected as Static User Defined or Dynamic User Defined.
Fine Delay Value for User Defined	Default data path fine delay setting. This is only valid when Data Path Delay is Static User Defined or Dynamic User Defined. For STATIC mode, value overrides the default delay setting. For DYNAMIC mode, this is the initial value of the fine delay element. 7-bit binary string, 12.5 ps per step $\text{max_fine_delay} = 127 \times 12.5 \text{ ps} = 1.5875 \text{ ns}$
Coarse Delay Value for User Defined	Only valid when Data Path Delay is Static User Defined or Dynamic User Defined. For STATIC mode, value overrides the default delay setting. For DYNAMIC mode, this is the initial value of the coarse delay element. 2'b00 = 0NS 2'b01 = 0P8NS 2'b10 = 1P6NS Computation: $\text{total_delay} = \text{coarse_delay} + \text{fine_delay}$ coarse_delay_val == 2'b00: total_delay(min) = 0 ns, total_delay(max) = 1.5875 ns coarse_delay_val == 2'b01: total_delay(min) = 0.8 ns, total_delay(max) = 2.3875 ns coarse_delay_val == 2'b10: total_delay(min) = 1.6ns, total_delay(max) = 3.1875 ns
Enable Tristate Control	Tristate enabled. This is only valid for TRANSMIT interface type and independent of DATA_PATH_DELAY setting.
Enable Clock Inversion	Clock Inversion enabled. This is only valid for RECEIVE interface type. If enabled, received data sampling clock signal is inversed.
Clock Frequency for this Interface (MHz)	Clock frequency to be used in selected interface.

3. IP Generation and Evaluation

This section provides information on how to generate the IP using the Lattice Radiant Software, and how to run simulation, synthesis, and hardware evaluation. For more details on the Lattice Radiant Software, refer to the Lattice Radiant Software User Guide.

3.1. Licensing the IP

No license is required for this module.

3.2. Generation and Synthesis

The Lattice Radiant Software allows you to customize and generate modules and IPs and integrate them into the device's architecture. The procedure for generating the SDR I/O module in Lattice Radiant Software is described below.

To generate SDR I/O Module:

1. Create a new Lattice Radiant Software project or open an existing project.
2. In the **IP Catalog** tab, double-click on **SDR** under **Module, Architecture_Modules, IO** category. The **Module/IP Block Wizard** opens as shown in Figure 3.1. Enter values in the **Component name** and the **Create in** fields and click **Next**.




Figure 3.1. Module/IP Block Wizard

3. In the module's dialog box of the **Module/IP Block Wizard** window, customize the selected SDR I/O module using drop-down menus and check boxes. As a sample configuration, see [Figure 3.2](#). For configuration options, see the [Attribute Summary](#) section.




Figure 3.2. Configure Block of SDR I/O Module

4. Click **Generate**. The **Check Generated Result** dialog box opens, showing design block messages and results as shown in [Figure 3.3](#).




Figure 3.3. Check Generated Result

- Click the **Finish** button. All the generated files are placed under the directory paths in the **Create in** and the **Component name** fields shown in [Figure 3.1](#).

The generated SDR I/O module package includes the black box (<Instance Name>_bb.v) and instance templates (<Instance Name>_tmpl.v/vhd) that can be used to instantiate the module in a top-level design. An example RTL top-level reference source file (<Instance Name>.v) that can be used as an instantiation template for the module is also provided. You may also use this top-level reference as the starting template for the top-level for their complete design. The generated files are listed in [Table 3.1](#).

Table 3.1. Generated File List

Attribute	Description
<Instance Name>.ipx	This file contains the information on the files associated to the generated IP.
<Instance Name>.cfg	This file contains the parameter values used in IP configuration.
component.xml	Contains the ipxact:component information of the IP.
design.xml	Documents the configuration parameters of the IP in IP-XACT 2014 format.
rtl/<Instance Name>.v	This file provides an example RTL top file that instantiates the module.
rtl/<Instance Name>_bb.v	This file provides the synthesis black box.
misc/<Instance Name>_tmpl.v misc /<Instance Name>_tmpl.vhd	These files provide instance templates for the module.

3.3. Running Functional Simulation

After the IP is generated, running functional simulation can be performed using different available simulators. The default simulator already has pre-compiled libraries ready for simulation. Choosing a non-default simulator, however, may require additional steps.

To run functional simulation using the default simulator:

- Click the  button located on the **Toolbar** to initiate **Simulation Wizard**, as shown in [Figure 3.4](#).




Figure 3.4. Simulation Wizard

- Click **Next** to open the **Add and Reorder Source** window as shown in Figure 3.5.




Figure 3.5. Adding and Reordering Source

- Click **Next**. The Summary window is shown. Click **Finish** to run the simulation.
Note: It is necessary to follow the procedure above until it is fully automated in the Lattice Radiant Software Suite. The results of the simulation in our example are provided in Figure 3.6.




Figure 3.6. Simulation Waveform

3.4. Hardware Evaluation

There is no restriction on the hardware evaluation of this module.

Appendix A. Resource Utilization

The SDR module resource utilization are shown in [Table A.1](#) and [Table A.2](#) using LIFCL-40-9BG400I, and LFCPNX-100-9LFG672I device with Lattice Synthesis Engine of Lattice Radiant software 3.1. Default configuration is used and some attributes are changed from the default value to show the effect on the resource utilization.

Table A.1. Resource Utilization (LIFCL-40-9BG400I)

Configuration	Clk Fmax (MHz) ¹	Registers	LUTs ²	EBRs	DSPs
Default	200	32	101	0	0
Data Path Delay = Static User Defined, Fine Delay Value = 10, Coarse Delay Value = 0P8NS, others = Default	200	32	101	0	0
Interface Type = Transmit, others = Default	200	0	1	0	0
Interface Type = Transmit, Data Path Delay = Dynamic User Defined, Fine Delay Value = 10, Coarse Delay Value = 0P8NS, others = Default	200	0	1	0	0

Notes:

1. Fmax is generated when the FPGA design only contains the SDR module and the target frequency is 200 MHz. These values may be reduced when user logic is added to the FPGA design.
2. The *distributed RAM* utilization is accounted for in the total LUT4s utilization. The actual LUT4 utilization is distribution among *logic*, *distributed RAM*, and *ripple logic*.

Table A.2. Resource Utilization (LFCPNX-100-9LFG672I)

Configuration	Clk Fmax (MHz) ¹	Registers	LUTs ²	EBRs	DSPs
Default	250	32	101	0	0
Data Path Delay = Static User Defined, Fine Delay Value = 10, Coarse Delay Value = 0P8NS, others = Default	250	32	101	0	0
Interface Type = Transmit, others = Default	250	0	1	0	0
Interface Type = Transmit, Data Path Delay = Dynamic User Defined, Fine Delay Value = 10, Coarse Delay Value = 0P8NS, others = Default	250	0	1	0	0

Notes:

1. Fmax is generated when the FPGA design only contains the SDR module and the target frequency is 250 MHz. These values may be reduced when user logic is added to the FPGA design.
2. The *distributed RAM* utilization is accounted for in the total LUT4s utilization. The actual LUT4 utilization is distribution among *logic*, *distributed RAM*, and *ripple logic*.

References

- [Lattice Radiant](#) FPGA design software
- [Lattice Radiant Software 2023.1 User Guide](#)
- [Lattice Insights](#) for Lattice Semiconductor training courses and learning plans

Technical Support Assistance

Submit a technical support case through www.latticesemi.com/techsupport.

For frequently asked questions, refer to the Lattice Answer Database at www.latticesemi.com/Support/AnswerDatabase.

Revision History

Document Revision 1.6, Lattice Radiant SW Version 3.1, August 2024

Section	Change Summary
Abbreviation in This Document	Changed Acronyms to Abbreviations in This Document .
Introduction	Updated the Features subsection. Updated to 1 MHz to 300 MHz clock frequency <i>depending on I/O type</i>.
Functional Description	Updated the Attribute Summary subsection. - Reworked the attribute, <i>I/O Standard for this interface</i> in Table 2.4. Attributes Table. - Updated the default value of Enable Tristate Control from <i>Off</i> to <i>Not Checked</i> in Table 2.4. Attributes Table. - Updated the default value of Enable Clock Inversion from <i>Off</i> to <i>Not Checked</i> in Table 2.4. Attributes Table. - Added <i>Display for information only</i> under Bandwidth for this interface (Mbits/s) attribute in Table 2.4. Attributes Table.
IP Generation and Evaluation	Updated Figure 3.1. Module/IP Block Wizard , Figure 3.2. Configure Block of SDR I/O Module and Figure 3.3. Check Generated Result .
Appendix A	- Updated <i>LIFCL</i> to <i>LIFCL-40-9BG400I</i> in Table A.1. Resource Utilization (LIFCL-40-9BG400I). - Updated <i>LFCPNX</i> to <i>LFCPNX-100-9LFG672I</i> in Table A.2. Resource Utilization (LFCPNX-100-9LFG672I).

Document Revision 1.5, Lattice Radiant SW Version 3.1, January 2024

Section	Change Summary
Functional Description	- Removed primitive figures from Functional Diagrams section. - Added port descriptions in Functional Diagrams section.

Document Revision 1.4, Lattice Radiant SW Version 3.1, December 2021

Section	Change Summary
Appendix A. Resource Utilization	Updated section content to add table for LFCPNX.

Document Revision 1.3, Lattice Radiant SW Version 3.0, June 2021

Section	Change Summary
Introduction	- Revised introductory paragraph. - Removed Quick Facts section.
IP Generation and Evaluation	- Revised reference to Lattice Radiant Software User Guide and removed link. - Updated context information and user interface images.
Appendix A. Resource Utilization	Added this section.
References	Revised reference to Lattice Radiant Software User Guide and removed link.

Document Revision 1.2, Lattice Radiant SW Version 2.1, June 2020

Section	Change Summary
Acronyms in This Document	Updated the table.
Introduction	- Added Certus-NX support. - Updated Table 1.1 to add LFD2NX-40 as targeted device. - Updated Lattice Implementation to Lattice Radiant 2.1. - Updated Synopsis Synplify Pro version.
Functional Description	Updated the GIREG_RX.SCLK section for post PAR simulation discussion.
All	Updated references to Lattice Radiant Software 2.1 User Guide.

Document Revision 1.1, Lattice Radiant SW Version 2.0, February 2020

Section	Change Summary
Acronyms in this Document	Updated the table.
Introduction	Updated Table 1.1 to add LIFCL-17 as targeted device.
IP Generation and Evaluation	Updated content of Generation and Synthesis section.

Document Revision 1.0, Lattice Radiant SW Version 2.0, December 2019

Section	Change Summary
All	Changed document status from Preliminary to final.
Acronyms in This Document	Added this section.
Quick Facts	Updated the table details.
Functional Diagrams	Added interface diagrams using primitives of the GIREG_RX.SCLK and GOREG_TX.SCLK.
IP Generation and Evaluation	- Updated details and illustrations. - Removed Licensing and Evaluation and merged contents with this section.
All	Updated table and figure captions.

Document Revision 0.80, Lattice Radiant SW Version 2.0, December 2019

Section	Change Summary
All	Preliminary release



www.latticesemi.com