



DDR Memory Module - Lattice Radiant Software

IP Version: 2.2.0

User Guide

FPGA-IPUG-02060-1.6

December 2025

Disclaimers

Lattice makes no warranty, representation, or guarantee regarding the accuracy of information contained in this document or the suitability of its products for any particular purpose. All information herein is provided AS IS, with all faults, and all associated risk is the responsibility entirely of the Buyer. The information provided herein is for informational purposes only and may contain technical inaccuracies or omissions, and may be otherwise rendered inaccurate for many reasons, and Lattice assumes no obligation to update or otherwise correct or revise this information. Products sold by Lattice have been subject to limited testing and it is the Buyer's responsibility to independently determine the suitability of any products and to test and verify the same. LATTICE PRODUCTS AND SERVICES ARE NOT DESIGNED, MANUFACTURED, OR TESTED FOR USE IN LIFE OR SAFETY CRITICAL SYSTEMS, HAZARDOUS ENVIRONMENTS, OR ANY OTHER ENVIRONMENTS REQUIRING FAIL-SAFE PERFORMANCE, INCLUDING ANY APPLICATION IN WHICH THE FAILURE OF THE PRODUCT OR SERVICE COULD LEAD TO DEATH, PERSONAL INJURY, SEVERE PROPERTY DAMAGE OR ENVIRONMENTAL HARM (COLLECTIVELY, "HIGH-RISK USES"). FURTHER, BUYER MUST TAKE PRUDENT STEPS TO PROTECT AGAINST PRODUCT AND SERVICE FAILURES, INCLUDING PROVIDING APPROPRIATE REDUNDANCIES, FAIL-SAFE FEATURES, AND/OR SHUT-DOWN MECHANISMS. LATTICE EXPRESSLY DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY OF FITNESS OF THE PRODUCTS OR SERVICES FOR HIGH-RISK USES. The information provided in this document is proprietary to Lattice Semiconductor, and Lattice reserves the right to make any changes to the information in this document or to any products at any time without notice.

Inclusive Language

This document was created consistent with Lattice Semiconductor's inclusive language policy. In some cases, the language in underlying tools and other items may not yet have been updated. Please refer to Lattice's inclusive language [FAQ 6878](#) for a cross reference of terms. Note in some cases such as register names and state names it has been necessary to continue to utilize older terminology for compatibility.

Contents

Contents	3
Abbreviations in This Document.....	5
1. Introduction	6
1.1. Features	6
1.2. Conventions	6
1.2.1. Nomenclature.....	6
1.2.2. Signal Names	6
2. Functional Description.....	7
2.1. Overview	7
2.2. Signal Description.....	10
2.3. Attribute Summary.....	14
3. Generation, Synthesis, and Validation	16
3.1. Generating and Synthesizing the IP	16
3.2. Core Validation.....	17
4. Running the Simulation	18
5. Licensing and Evaluation	19
5.1. Hardware Evaluation.....	19
5.2. Licensing the IP.....	19
Appendix A. Resource Utilization	20
References	21
Technical Support Assistance	22
Revision History	23

Figures

Figure 2.1. DDR Memory Soft IP Top-level Diagram	8
Figure 2.2. DDR Memory Block Diagram	9
Figure 3.1. Configure Block of DDR Memory Module.....	16
Figure 3.2. Check Generating Result.....	17
Figure 3.3. Synthesizing Design	17
Figure 4.1. Simulation Wizard.....	18
Figure 4.2. Adding and Reordering Source	18
Figure A.1. Configuration for Resource Utilization	20

Tables

Table 2.1. Available DDR Memory Interfaces	7
Table 2.2. Summary of DDR Memory Interface Support Logic.....	7
Table 2.3. DDR Memory Ports	10
Table 2.4. Attribute Table	14
Table 2.5. Clock/Address/Command Attribute Values	15
Table A.1. Resource Utilization (LIFCL)	20

Abbreviations in This Document

A list of abbreviations used in this document.

Abbreviation	Definition
DDR	Double Data Rate
FPGA	Field Programmable Gate Array
LPDDR	Low-Power Double Data Rate
LSE	Lattice Synthesis Engine

1. Introduction

The Lattice Semiconductor Double Data Rate (DDR) Memory Module generates a module that interfaces with DDR Memory, includes a bidirectional port, and incorporates the associated clocking scheme. The design uses Verilog HDL. It targets Lattice FPGA devices built on the Lattice Nexus™ platform and uses the Lattice Radiant® software integrated with the synthesis tool.

1.1. Features

Key features of Double Data Rate Memory Module include:

- Supports DDR3, DDR3L, and LPDDR2/3 memory interface
- Frequency Supported: 400, 533 MHz
- Supported gearing ratio – 4:1, 8:1
- Write Leveling support for DDR3/LPDDR3
- Dynamic valid window optimization (Read and Write Path)
- Configurable address and data bus width
- Configurable number of chip selects
- Configurable number of clocks
- Optional PLL generation

1.2. Conventions

1.2.1. Nomenclature

The nomenclature used in this document is based on Verilog HDL.

1.2.2. Signal Names

Signal names that end with:

- `_n` are active low
- `_i` are input signals
- `_o` are output signals
- `_io` are bi-directional input/output signals

2. Functional Description

2.1. Overview

DDR Memory Interface is bi-directional:

- On write (transmitting from controller to memory as a receiver), it is centered;
- On read (transmitting from memory to receiver on controller), it is aligned.

Table 2.1. Available DDR Memory Interfaces

Feature	Description	Comments
DDR3/DDR3L		
MDDR2/4.DQ	Input/Output Data Bus	—
MDDR2/4.DQS	Input/Output Data Strobe	Read Training support
MDDR2/4.DM	Input Data Mask	—
ODDR2/4.CK	DDR Memory Clock	—
MOSH2/4.CSN	Chip Select	—
ODDR2/4.ADDR_CMD_CKE_ODT	Address, Command, Clock Enable, On-Die Termination	—
LPDDR2/LPDDR3		
MDDR2/4.DQ	Input/Output Data Bus	—
MDDR2/4.DQS	Input/Output Data Strobe	Read Training/Write Leveling for LPDDR3 only
MDDR2/4.DM	Input Data Mask	—
MDDR2/4.CK_CKE_ODT	DDR Clock, Clock Enable, On-Die Termination	ODT for LPDDR3 only. A separate DQSBUF is used.
MDDR2/4.CA	Command/Address Inputs	CA Training support. A separate DQSBUF is used. Margin test is not required in LPDDR2.

Notes:

- MDDR2/4.DQ, MDDR2/4.DQS, and MDDR2/4.DM implementation is same for DDR3, DDR3L, LPDDR2, and LPDDR3.
- ODDR2/4.CK, MOSH2/4.CSN and ODDR1/4.ADDR_CMD_CKE_ODT are applicable only to DDR3 and DDR3L.
- MDDR2/4.CK_CKE_ODT and MDDR2/4.CA are applicable only to LPDDR2 and LPDDR3.

Table 2.2. Summary of DDR Memory Interface Support Logic

Module	Description
MEM_SYNC	Need to avoid issues on the DDR Memory bus and update the code during operation without interrupting interface.

Figure 2.1 shows the top-level design of the DDR Memory Module.




Figure 2.1. DDR Memory Soft IP Top-level Diagram




Figure 2.2. DDR Memory Block Diagram

2.2. Signal Description

Table 2.3. DDR Memory Ports

Pin Name	Direction	Width (Bits)	Description
Clocks and Reset			
eclk_i	IN	1	Input clock.
sync_clk_i	IN	1	Low speed continuously running Input clock.
sync_rst_i	IN	1	Active HIGH reset signal.
sclk_o	OUT	1	Output divided clock.
User Interface			
sync_update_i	IN	1	Use to update the code, perform training, or write leveling after ready_o goes high.
pll_lock_i	IN	1	Use to indicate that the clock source is already stable.
pause_i	IN	1	Use to stop the input clock for write leveling and code update.
rd_clkssel_dqs0_i, rd_clkssel_dqs1_i, ... rd_clkssel_dqs(q)_i	IN	4	Use to select the read clock source and polarity control per DQS group.
rd_dir_dqs0_i, rd_dir_dqs1_i, ... rd_dir_dqs(q)_i	IN	1	Use to control the direction for DDR Read operation per DQS group. Set 0 to increase and 1 to decrease the code. This feature is available only when the Enable Dynamic Margin Control on Clock Delay is <i>checked</i> .
rd_loadn_dqs0_i, rd_loadn_dqs1_i, ... rd_loadn_dqs(q)_i	IN	1	Asynchronously reset the final delay code to factory default value for DDR Read operation per DQS group. This feature is available only when Enable Dynamic Margin Control on Clock Delay is <i>checked</i> .
rd_dqs0_i, rd_dqs1_i ... rd_dqs(q)_i	IN	4	Read signal for DDR Read mode per DQS group. Use to determine the location of the DQS signal.
rd_move_dqs0_i, rd_move_dqs1_i, ... rd_move_dqs(q)_i	IN	4	At rising edge, it changes the code according to the direction set for DDR Read operation per DQS group. This feature is available only when Enable Dynamic Margin Control on Clock Delay is <i>checked</i> .
selclk_i	IN	1	Select between the output of the read section's delay cell or sclk for the clock to be used.
wr_dir_dqs0_i, wr_dir_dqs1_i, ... wr_dir_dqs(q)_i	IN	1	Use to control the direction for DDR Write operation per DQS group. Set 0 to increase and 1 to decrease the code. This feature is available only when Enable Dynamic Margin Control on Clock Delay is <i>checked</i> .
wr_loadn_dqs0_i, wr_loadn_dqs1_i, ... wr_loadn_dqs(q)_i	IN	1	Asynchronously reset the final delay code to factory default value for DDR Write operation per DQS group. This feature is available only when Enable Dynamic Margin Control on Clock Delay is <i>checked</i> .
wr_move_dqs0_i, wr_move_dqs1_i, ... wr_move_dqs(q)_i	IN	1	At rising edge, it changes the code according to the direction set for DDR Write operation per DQS group. This feature is available only when Enable Dynamic Margin Control on Clock Delay is <i>checked</i> .
wrlvl_loadn_dqs0_i, wrlvl_loadn_dqs1_i, ... wrlvl_loadn_dqs(q)_i	IN	1	Asynchronously reset the final delay code to factory default value for DDR Write Leveling operation per DQS group. This feature is available only when Enable Dynamic Margin Control on Clock Delay is <i>checked</i> and Interface Type is DDR3/LPDDR3.
wrlvl_dir_dqs0_i, wrlvl_dir_dqs1_i, ... wrlvl_dir_dqs(q)_i	IN	1	Use to control the direction for DDR Write Leveling operation per DQS group. Set 0 to increase and 1 to decrease the code. This feature is available only when Enable Dynamic Margin Control on Clock Delay is <i>checked</i> and Interface Type is DDR3/LPDDR3..

Pin Name	Direction	Width (Bits)	Description
wrlvl_move_dqs0_i, wrlvl_move_dqs1_i, ... wrlvl_move_dqs(q)_i	IN	1	At rising edge, it changes the code according to the direction set for DDR Write Leveling operation per DQS group. This feature is available only when Enable Dynamic Margin Control on Clock Delay is <i>checked</i> and Interface Type is DDR3/LPDDR3.
dq_outen_n_i	IN	g	Tristate control port for DQ.
data_dqs0_i, data_dqs1_i, ... data_dqs(q)_i	IN	n*2*g	Parallel data bus input.
dcnt_o	OUT	8	DDRDLL delay code.
ready_o	OUT	1	Indicate that the startup is finished, and the RX circuit is ready to operate.
sync_pause_o	OUT	1	PAUSE signal from MEM_SYNC module.
data_dqs0_o, data_dqs1_o, ... data_dqs(q)_o	OUT	n*2*g	Parallel data bus output.
dqs_rd_section_o	OUT	1*q	Adjust the read training clock in the write section per DQS group. The output bus width is 1-bit per DQS group.
burst_detect_dqs0_o, burst_detect_dqs1_o, ... burst_detect_dqs(q)_o	OUT	1	Read burst detect output.
burst_detect_sclk_dqs0_o, burst_detect_sclk_dqs1_o, ... burst_detect_sclk_dqs(q)_o	OUT	1	Clock generated using burst_detect_o.
data_valid_dqs0_o, data_valid_dqs1_o, ... data_valid_dqs(q)_o	OUT	1	Data valid flag for READ mode per DQS group.
rd_cout_dqs0_o, rd_cout_dqs1_o, ... rd_cout_dqs(q)_o	OUT	1	Use the margin test output flag for READ to indicate the under-flow or over-flow per DQS group. This feature is available only when Enable Dynamic Margin Control on Clock Delay is <i>checked</i> .
wr_cout_dqs0_o, wr_cout_dqs1_o, ... wr_cout_dqs(q)_o	OUT	1	Use the margin test output flag for WRITE to indicate the under-flow or over-flow per DQS group. This feature is available only when Enable Dynamic Margin Control on Clock Delay is <i>checked</i> .
wrlvl_cout_dqs0_o, wrlvl_cout_dqs1_o, ... wrlvl_cout_dqs(q)_o	OUT	1	Use the margin test output flag for WRITE LEVELING to indicate the under-flow or over-flow per DQS group. This feature is available only when Enable Dynamic Margin Control on Clock Delay is <i>checked</i> and Interface Type is DDR3/LPDDR3.
dqwl_dqs0_o, dqwl_dqs1_o, ... dqwl_dqs(q)_o	OUT	8	Data output of write leveling. This feature is available only when Interface Type is DDR3/DDR3L.
dqs_outen_n_dqs0_i, dqs_outen_n_dqs1_i, ... dqs_outen_n_dqs(q)_i	IN	g	Tristate control port for DQS per DQS group.
dqs0_i, dqs1_i, ... dqs(q)_i	IN	g	Parallel DQS input per DQS group.

Pin Name	Direction	Width (Bits)	Description
data_mask_dqs0_i, data_mask_dqs1_i, ... data_mask_dqs(q)_i	IN	2*g	Parallel Data Mask input per DQS group. This feature is available only when Data Mask Enable attribute is <i>checked</i> .
csn_din0_i, csn_din1_i, csn_din2_i and csn_din3_i	IN	k	Chip Select input. This feature is available only when Clock/Address/Command Enable is <i>checked</i> .
addr_din0_i and addr_din1_i	IN	p	Address input. This feature is available only when Clock/Address/Command Enable is <i>checked</i> and Interface Type is DDR3/DDR3L.
ba_din0_i and ba_din1_i	IN	j	Bank Address input. This feature is available only when Clock/Address/Command Enable is <i>checked</i> and Interface Type is DDR3/DDR3L.
casn_din0_i and casn_din1_i	IN	1	Column Address input. This feature is available only for DDR3 and DDR3L, and when Clock/Address/Command Enable is <i>checked</i> .
rasn_din0_i and rasn_din1_i	IN	1	Row Address input. This feature is available only when Clock/Address/Command Enable is <i>checked</i> and Interface Type is DDR3/DDR3L.
wen_din0_i and wen_din1_i	IN	1	Write Enable input. This feature is available only when Clock/Address/Command Enable is <i>checked</i> and Interface Type is DDR3/DDR3L.
odt_din0_i and odt_din1_i	IN	1	On-die Termination input. This feature is available only when Clock/Address/Command Enable is <i>checked</i> and Interface Type is DDR3/DDR3L/LPDDR3.
cke_din0_i and cke_din1_i	IN	2*k (for non- LPDDR2/3), or g (otherwise)	Clock Enable input. This feature is available only when Clock/Address/Command Enable is <i>checked</i> .
pause_cmd_i	IN	1	Separate pause input for DQSBUF. Use for Command/Address output path. This feature is available only when Clock/Address/Command Enable is <i>checked</i> , the Enable Dynamic Margin Control on Clock Delay is <i>checked</i> , and Interface Type is LPDDR3.
ca_i	IN	l*2*g	Command/Address input. This feature is available only when Clock/Address/Command Enable is <i>checked</i> and Interface Type is LPDDR2/LPDDR3.
I/O Pad Interface			
dq_dqs0_io, dq_dqs1_io, .. dq_dqs(q)_io	INOUT	8	Data bus to/from I/O.
dqs0_io, dqs1_io, ... dqs2_io	INOUT	1	Data strobe to/from I/O.
dm_dqs0_o, dm_dqs1_o, ... dm_dqs(q)_o	OUT	1	Data Mask output to I/O per DQS group. This feature is available only when Data Mask Enable attribute is <i>checked</i> .
ck_o	OUT	m (for non- LPDDR2/3), or 1 (otherwise)	Single Ended DDR Clock output to I/O. This feature is available only when Clock/Address/Command Enable is <i>checked</i> .
ck_c_o	OUT	m (for non- LPDDR2/3), or 1 (otherwise)	Single Ended DDR Clock complement output to I/O. This feature is available only when Clock/Address/Command Enable is <i>checked</i> .

Pin Name	Direction	Width (Bits)	Description
csn_o	OUT	k (for non-LPDDR2/3), or 1 (otherwise)	Chip Select output to I/O. This feature is available only when Clock/Address/Command Enable is <i>checked</i> .
addr_o	OUT	p	Address output to I/O. This feature is available only when Clock/Address/Command Enable is checked and Interface Type is DDR3/DDR3L.
ba_o	OUT	j	Bank Address output to I/O. This feature is available only when Clock/Address/Command Enable is <i>checked</i> and Interface Type is DDR3/DDR3L.
casn_o	OUT	1	Column Address output to I/O. This feature is available only when Clock/Address/Command Enable is <i>checked</i> and Interface Type is DDR3/DDR3L.
rasn_o	OUT	1	Row Address output I/O. This feature is available only when Clock/Address/Command Enable is <i>checked</i> and Interface Type is DDR3/DDR3L.
wen_o	OUT	1	Write Enable output to I/O. This feature is available only when Clock/Address/Command Enable is <i>checked</i> and Interface Type is DDR3/DDR3L.
odt_o	OUT	k (for non-LPDDR3), or 1 (otherwise)	On-die termination output to I/O. This feature is available only when Clock/Address/Command Enable is <i>checked</i> and Interface Type is DDR3/DDR3L/LPDDR3.
cke_o	OUT	k (for non-LPDDR2/3), or 1 (otherwise)	Clock Enable output to I/O. This feature is available only when Clock/Address/Command Enable is <i>checked</i> .
ca_o	OUT	l	Command/Address output to I/O. This feature is available only when Clock/Address/Command Enable is <i>checked</i> and Interface Type is LPDDR2/LPDDR3.

Notes:

- n = number of DQ per DQS group; currently set to 8;
- q = number of DQS groups;
- m = number of DDR clocks selected (NUM_DDRCLK);
- p = Address width selected (ADDR_WIDTH);
- k = number of Chip Select (NUM_CS);
- j = Bank Address bus width selected (BA_WIDTH);
- g = DDR gearing used (2 = X2 gearing; 4 = X4 gearing);
- l = command/address bus width; currently set to 10.

2.3. Attribute Summary

Table 2.4. Attribute Table

Attribute	Selectable Values	Default	Dependency on Other Attributes
General Tab			
General Group			
Interface Type	DDR3, DDR3L, LPDDR2, LPDDR3	LPDDR3	—
I/O Buffer Type	SSTL15_I, SSTL15_II	SSTL15_I	Interface Type = DDR3
	SSTL135_I, SSTL135_II	SSTL135_I	Interface Type = DDR3L
	HSUL12	HSUL12	Interface Type = LPDDR2 or LPDDR3
Gearing Ratio	4:1, 8:1	4:1	—
Number of DQ per DQS	8	8	Display Information only.
Data Bus Width	8, 16, 24, 32	16	Interface Type = DDR3 or DDR3L
	16		Interface Type = LPDDR2 or LPDDR3
Number of DQS Group	Calculated = (Data Bus Width)/(Number of DQs per DQS group, which is set to 8)	N/A	Data Bus Width.
Data Mask Enable	Checked, Unchecked	Unchecked	—
Clock/ Address/ Command Enable	Checked, Unchecked	Unchecked	—
Enable Dynamic Margin Control on Clock Delay	Checked, Unchecked	Unchecked	—
DDR Memory Frequency (MHz)	400, 533	400	533 is only available If Gearing Ratio = 8:1
System Clock Frequency (MHz)	Calculated = (DDR Memory Frequency) /Gearing Ratio	N/A	Display Information only.
Enable PLL	Checked, Unchecked	Unchecked	—
PLL CLKI: Frequency (MHz)	10 – 800	100	Enable PLL is checked.
PLL Reference Clock from Pin	Checked, Unchecked	Unchecked	Enable PLL is checked.
I/O Standard for Reference Clock	LVDS, SUBLVDS, SLVS, HSTL15_I, HSTL15D_I, LVTT133, LVCMOS33, LVCMOS25, LVCMOS18, LVCMOS18H, HSTL15D_I, LVCMOS15, LVCMOS15H, LVCMOS12, LVCMOS12H, LVCMOS10H, LVCMOS10, LVCMOS10R	SLVS	Enable PLL and PLL Reference Clock from Pin are both checked.
CLKOP Tolerance (%)	0.0, 0.1, 0.2, 0.5, 1.0, 2.0, 5.0, 10.0	0.1	Enable PLL is checked.
DDR Memory Actual Frequency (MHz)	Calculated	N/A	Display Information only.
Clock/Address/Command			
Number of Clocks	1, 2, 4	1	Interface Type = DDR3 or DDR3L and Clock/Address/Command Enable is checked.
Address Width	13, 14, 15, 16	13	
Number of Chip Selects	1, 2	1	
Number of Chip ODT	Calculated = Number of Chip Selects	1	
Number of Clock Enables	Calculated = Number of Chip Selects	1	
Bank Address Width	3	3	

Attribute	Selectable Values	Default	Dependency on Other Attributes
Advanced Settings			
CK/Command Delay Value [0-127]	0-127	0	Configurable delay for Clock/Address/Command.
Write DQ/DM Delay Direction	Increment, Decrement	Increment	Additional adjustments to the DQS phase relative to DQ for write operations. This adjustment can either increment or decrement the phase shift.
Write DQ/DM Delay Value [0-63]	0-63	0	
Read DQ Delay Value [0-63]	0-63	0	Additional adjustment to the DQS phase relative to DQ for read operation.
DQS Read Delay Adjustment Enable	Checked, Unchecked	Unchecked	Enable Dynamic Margin Control on Clock Delay is checked.
DQS Read Delay Adjustment Sign	POSITIVE, COMPLEMENT	POSITIVE	
DQS Read Delay Adjustment Value	0-511	0	
DQS Read Delay Adjustment Actual Value	Calculated: Performs 2's complement of 'DQS Read Delay Adjustment Value' when selected sign is COMPLEMENT	N/A	Display Information only.
DQS Write Delay Adjustment Enable	Checked, Unchecked	Unchecked	Enable Dynamic Margin Control on Clock Delay is checked.
DQS Write Delay Adjustment Sign	POSITIVE, COMPLEMENT	POSITIVE	
DQS Write Delay Adjustment Value	0 – 511	0	
DQS Write Delay Adjustment Actual Value	Calculated: Performs 2's complement of 'DQS Write Delay Adjustment Value' when selected sign is COMPLEMENT	N/A	Display Information only.

Table 2.5 provides a brief summary of possible Clock/Address/Command attribute options based on the Interface Type chosen from the user interface:

Table 2.5. Clock/Address/Command Attribute Values

Attribute	Interface Type			
	DDR3	DDR3L	LPDDR2	LPDDR3
CLK	1, 2, 4	1, 2, 4	1	1
CA	13,14,15,16	13,14,15,16	Set to 10	Set to 10
BA	3	3	0 (N/A)	0 (N/A)
CSN	1, 2	1, 2	1	1
ODT	Same as CSN	Same as CSN	0 (N/A)	1
CKE	Same as CSN	Same as CSN	1	1

3. Generation, Synthesis, and Validation

This chapter explains how to generate and synthesize the DDR Memory Module using Lattice Radiant software. For more information on Lattice Radiant software, refer to the [Lattice Radiant Software 2.1 User Guide](#). The screenshots provided are for reference only. The details may vary depending on the version of the IP or software being used.

3.1. Generating and Synthesizing the IP

Lattice Radiant software enables you to generate and customize modules and IPs and integrate them into the device architecture.

To generate the DDR Memory Module in Lattice Radiant software follow these steps:

1. In the Module/IP Block Wizard, create a new Lattice Radiant Software project for the DDR Memory module.
2. In the dialog box of the Module/IP Block Wizard window, configure the DDR Memory module according to custom specifications using drop-down menus and check boxes. Refer to [Figure 3.1](#) for a sample configuration and [Table 2.4](#) for configuration options.




Figure 3.1. Configure Block of DDR Memory Module

- Click **Generate**. The Check Generating Result dialog box opens, displaying design block messages and results as shown in Figure 3.2.




Figure 3.2. Check Generating Result

- Click **Finish** to generate the Verilog file.
- After generating your desired design, synthesize it by pressing **Synthesize Design** located at the top left corner of the screen, as shown in Figure 3.3.




Figure 3.3. Synthesizing Design


For general information and details on Lattice Radiant Software, refer to the [Lattice Radiant Software User Guide](#) and tutorials.

3.2. Core Validation

The functionality of the DDR Memory Module has been verified via simulation using Lattice's in-house testbench environment and hardware validation.

4. Running the Simulation

To run simulation, follow these steps:

1. Click the  button located on the Toolbar at the top of your screen to initiate the Simulation Wizard, as shown in [Figure 4.1](#).




Figure 4.1. Simulation Wizard

2. Click **Next** to navigate to the **Add and Reorder Source** screen, shown in [Figure 4.2](#).




Figure 4.2. Adding and Reordering Source

3. Click **Next** to run the simulation.

5. Licensing and Evaluation

5.1. Hardware Evaluation

There is no restriction on the hardware evaluation of this module.

5.2. Licensing the IP

No license is required for this module.

Appendix A. Resource Utilization

Table A.1 provides configuration and resource utilization for LIFCL-40-9BG400I and LFCPNX-100-9LFG672I using Synplify Pro of Lattice Radiant Software 3.1. Figure A.1 shows the configuration used in generating the resource utilization.

Module/IP Block Wizard

Configure Component from Module ddr_mem Version 1.1.0
Please set the following parameters to configure this component.

Diagram mddr

Configure IP

Property	Value
General	
Interface Type	DDR3
I/O Buffer Type	SSTL15_I
Gearing Ratio	8:1
Number of DQ per DQS	8
Data Bus Width	32
Number of DQS Group	4
Data Mask Enable	<input checked="" type="checkbox"/>
Clock/Address/Command Enable	<input checked="" type="checkbox"/>
Enable Dynamic Margin Control on Clock Delay	<input type="checkbox"/>
DDR Memory Frequency (MHz)	533
System Clock Frequency (MHz)	133.25
Enable PLL	<input checked="" type="checkbox"/>
PLL CLKI: Frequency (MHz) [10 - 800]	100
PLL Reference Clock from Pin	<input checked="" type="checkbox"/>
I/O Standard for Reference Clock	SLVS
CLKOP Tolerance (%)	0.1
DDR Memory Actual Frequency (MHz)	533.333

Calculate

No DRC issues are found.

Generate Cancel

Figure A.1. Configuration for Resource Utilization

Table A.1. Resource Utilization (LIFCL)

Configuration	sclk_o Fmax (MHz)*	Registers	LUTs	IDDR/ODDR/TDDR
Data Bus Width = 32, Others = Figure A.1	200	25	889	131
Data Bus Width = 24, Others = Figure A.1	200	25	729	104
Data Bus Width = 16, Others = Figure A.1	200	25	570	77
Data Bus Width = 8, Others = Figure A.1	200	25	411	50
Data Bus Width = 32, DDR Memory Frequency = 400MHz, Others = Figure A.1	200	25	889	131

***Note:** The sclk_o Fmax is generated using a design that contains only the DDR Memory Module and a few linear-feedback shift registers. These values may reduce when we use the IP Core with the user logic.

References

- [DDR Memory Module IP Release Notes \(FPGA-RN-02080\)](#)
- [Lattice Radiant Software 2025.1 User Guide](#)
- [Lattice Propel Builder software](#)
- [Lattice Radiant](#) FPGA design software
- [Lattice Insights](#) for Lattice Semiconductor training courses and learning plans

Technical Support Assistance

Submit a technical support case through www.latticesemi.com/techsupport.

For frequently asked questions, refer to the Lattice Answer Database at www.latticesemi.com/Support/AnswerDatabase.

Revision History

Note: In some instances, the IP may be updated without changes to the user guide. The user guide may reflect an earlier IP version but remains fully compatible with the later IP version. Refer to the IP Release Notes for the latest updates.

Document Revision 1.6, IP v2.2.0, December 2025

Section	Change Summary
All	Updated IP version to 2.2.0.
Revision history	Added this note, <i>In some instances, the IP may be updated without changes to the user guide. The user guide may reflect an earlier IP version but remains fully compatible with the later IP version. Refer to the IP Release Notes for the latest updates.</i>

Document Revision 1.5, IP v2.1.0, June 2025

Section	Change Summary
All	<ul style="list-style-type: none"> Updated IP version from 2.0.1 to 2.1.0. Minor editorial fixes.
Inclusive Language	Added this section.
Abbreviations in This Document	Replaced <i>Acronyms</i> with <i>Abbreviations</i> .
Functional Description	<ul style="list-style-type: none"> Updated Table 2.3. DDR Memory Ports. <ul style="list-style-type: none"> Updated the ck_o pin. Added the ck_c_o pin. Updated Table 2.4. Attribute Table. Added the following attributes: <ul style="list-style-type: none"> CK/Command Delay Value [0-127] Write DQ/DM Delay Direction Write DQ/DM Delay Value [0-63] Read DQ Delay Value [0-63]
References	Updated this section.
Technical Support Assistance	Added reference to the Lattice Answer Database.

Document Revision 1.4, Lattice Radiant SW version 3.1, December 2021

Section	Change Summary
Resource Utilization	Updated this section.

Document Revision 1.3, Lattice Radiant SW version 2.2, June 2021

Section	Change Summary
Introduction	<ul style="list-style-type: none"> Replaced specific product names with Lattice FPGA devices built on the Lattice Nexus platform or Lattice Nexus devices. Removed Quick Facts section.
References	Updated this section.

Document Revision 1.2, Lattice Radiant SW version 2.1, June 2020

Section	Change Summary
Introduction	Added Certus-NX and LFD2NX-40 as supported FPGA family and device.
Attribute Summary	<ul style="list-style-type: none"> Updated Table 2.4 format and updated information to match DDR Memory Module v1.1.0. Updated CK and CSN entry in Table 2.5.
Generating and Synthesizing the IP	Updated Figure 3.1 and Figure 3.2.
Appendix A. Resource Utilization	Added this section.

Document Revision 1.1, Lattice Radiant SW version 2.0 Service Pack 1, February 2020

Section	Change Summary
Introduction	Updated Table 1.1 with the following changes: <ul style="list-style-type: none">• Removed Minimal Device Needed.• Added LIFCL-17 as targeted device.• Removed Data Path Width item.
Attribute Summary	Updated Table 2.4 format and updated information to match DDR Memory Module v1.0.1.
Generating and Synthesizing the IP	Updated Figure 3.1 and Figure 3.2.
Running the Simulation	Updated Figure 4.1 and Figure 4.2.

Document Revision 1.0, Lattice Radiant SW version 2.0, December 2019

Section	Change Summary
All	Changed document status from Preliminary to final.
Acronyms in This Document	Added this section.

Document Revision 0.80, Lattice Radiant SW version 0.80, October 2019

Section	Change Summary
All	Preliminary release



www.latticesemi.com