



CrossLink sysI/O User Guide

Technical Note

FPGA-TN-02016-1.4

May 2023

Disclaimers

Lattice makes no warranty, representation, or guarantee regarding the accuracy of information contained in this document or the suitability of its products for any particular purpose. All information herein is provided AS IS and with all faults, and all risk associated with such information is entirely with Buyer. Buyer shall not rely on any data and performance specifications or parameters provided herein. Products sold by Lattice have been subject to limited testing and it is the Buyer's responsibility to independently determine the suitability of any products and to test and verify the same. No Lattice products should be used in conjunction with mission- or safety-critical or any other application in which the failure of Lattice's product could create a situation where personal injury, death, severe property or environmental damage may occur. The information provided in this document is proprietary to Lattice Semiconductor, and Lattice reserves the right to make any changes to the information in this document or to any products at any time without notice.

Contents

Acronyms in This Document	5
1. Introduction	6
2. sysI/O Buffer Overview	6
3. Supported sysI/O Standards	6
4. sysI/O Banking Scheme	7
4.1. V_{CC} (1.2 V)	7
4.2. V_{CCIO} (1.2 V/1.8 V/2.5 V/3.3 V)	8
4.3. V_{CCAUX}	8
4.4. D-PHY External Power Supplies (1.2 V)	8
5. sysI/O Buffer Configurations	10
5.1. Programmable PULLMODE Settings	10
5.2. Output Drive Strength	10
5.3. Open-Drain Control	10
5.4. Differential I/O Support	10
5.5. Complementary Outputs	11
5.6. On-Chip Termination	11
5.7. Programmable Input Delay	11
5.8. Standby	11
5.9. MIPI D-PHY Support	12
6. Software sysI/O Attributes	13
6.1. IO_TYPE	13
6.2. PULLMODE	13
6.3. OPENDRAIN	14
6.4. DIFFRESISTOR	14
6.5. HYSTERESIS	14
6.6. DIN/DOUT	14
6.7. LOC	14
7. Design Recommendations	15
7.1. Banking Rules	15
Appendix A. HDL Attributes	16
VHDL Synplify Pro and LSE	16
Verilog Synplify Pro and LSE	18
Appendix B. sysI/O Attributes Using Spreadsheet View User Interface	19
References	20
Technical Support Assistance	21
Revision History	22

Figures

Figure 4.1. sysI/O Banking	7
Figure 5.1. MIPI Primitive Symbol.....	12
Figure B.1. Port Attributes Tab of Spreadsheet View	19

Tables

Table 3.1. Single-Ended I/O Standards	6
Table 3.2. Differential I/O Standards	6
Table 4.1. CrossLink FPGA Power Supplies	8
Table 4.2. I/O Standards Supported by Various Banks	9
Table 5.1. LVCMOS Drive Values.....	10
Table 5.2. MIPI Port List.....	12
Table 6.1. IO_TYPE Attribute Values.....	13
Table 6.2. PULLMODE Settings	13
Table 6.3. PULLMODE Settings	13
Table 6.4. Open Drain Attribute Values.....	14
Table 6.5. DIFFRESISTOR Values	14
Table 6.6. Hysteresis Attribute Values.....	14
Table A.1. VHDL Attribute Syntax for Synplify	16
Table A.2. Verilog Synplify Attribute Syntax	18

Acronyms in This Document

A list of acronyms used in this document.

Acronym	Definition
DRC	Design Rule Check
DDR	Double Data Rate
GPIO	General Purpose Input/Output
GUI	Graphical User Interface
HDL	Hardware Description Language
I ² C	Inter-Integrated Circuit
LSE	Lattice Synthesis Engine
LVC MOS	Low Voltage Complementary Metal Oxide Semiconductor
LVDS	Low-Voltage Differential Signaling
LV TTL	Low Voltage Transistor-Transistor Logic
PIO	Programmable Input/Output
VHDL	VHSIC Hardware Description Language
VHSIC	Very High Speed Integrated Circuit
WLCSP	Wafer Level Chip Scale Package

1. Introduction

The Lattice Semiconductor CrossLink™ device family features programmable sysI/O™ buffer that support a wide range of interfaces. The sysI/O buffer gives the designer the ability to easily interface with other devices using advanced system I/O standards.

This technical note describes the sysI/O standards that are available and how they can be implemented using Lattice Diamond® design software.

2. sysI/O Buffer Overview

The key features of the sysI/O block are:

- Support for both differential and single-ended standards.
- Programmable weak pull-up on all banks.
- Support for on-chip programmable pull-up resistor for I²C. (3.3 kΩ, 6.8 kΩ, 10 kΩ) in Bank 0.
- Support for on-chip dynamic differential input terminations on Bank 1 and Bank 2.
- Input Hysteresis on all LVCMOS33/LVTTL33, LVCMOS25, and LVCMOS18
- Programmable Open Drain on all outputs.
- Bank 1 and Bank 2 are in groups of 14 and 16 I/Os respectively or 7 and 8 LVDS I/O pairs respectively (for ctfBGA80, ckfBGA80, and csfBGA81 packages) that support True-LVDS output driver, differential input comparator and differential termination resistor per I/O pair. Both single-ended and differential LVDS drivers can be tri-stated.

3. Supported sysI/O Standards

The CrossLink sysI/O buffer supports both single-ended and differential standards on Bank 1 and Bank 2. Bank 0 supports all the configuration pins and general purpose single-ended I/O. [Table 3.1](#) lists the sysI/O standards supported in CrossLink devices.

Table 3.1. Single-Ended I/O Standards

Standard	V _{CCIO}	Input	Output	Bi-directional
LVTTL33	3.3	Yes	Yes	Yes
LVCMOS33	3.3	Yes	Yes	Yes
LVCMOS25	2.5	Yes	Yes	Yes
LVCMOS18	1.8	Yes	Yes	Yes
LVCMOS12	1.2	No	Yes ¹	No

Note:

1. For Bank 1 and Bank 2 only

Table 3.2. Differential I/O Standards

Standard	Input	Output	Bi-directional
LVDS	Yes	Yes	No
subLVDS	Yes	No	No
MIPI (D-PHY)	Yes (HS-RX, LP-RX)	No ¹	Yes (LP)
SLVS	Yes	No ¹	No
LVCMOS25D	Yes	Yes	Yes
LVCMOS33D	No	Yes	No
LVTTL33D	No	Yes	No

Note:

1. These output standards are supported by the hard MIPI D-PHY blocks on CrossLink, but not the programmable I/O.

4. sysI/O Banking Scheme

CrossLink devices have three banks at the bottom and two MIPI® D-PHY banks at the top of the device as shown in Figure 4.1.

CrossLink supports single-ended buffers on all banks (0, 1 and 2.) Differential I/O is supported on Bank 1 and Bank 2. There are 7 differential I/O pairs on bank 1 and 8 differential I/O pairs on bank 2, for a total of 15 pairs of differential I/O which are all True-LVDS (for ctfBGA80, ckfBGA80 and csfBGA81 only). All the configuration ports are located at Bank 0.




Figure 4.1. sysI/O Banking

4.1. V_{CC} (1.2 V)

CrossLink devices have V_{CC} core supply. This V_{CC} supply is also used to power the control logic of the sysI/O buffers. The control signals and data signals from the I/O logic are translated to the higher supply of the I/O buffers. When the internal V_{CC} core is powered down during sleep mode, V_{CC} is still powered ON in I/O to maintain I/O personality.

4.2. V_{CCIO} (1.2 V/1.8 V/2.5 V/3.3 V)

Each bank has a separate V_{CCIO} supply that powers the single-ended output drivers and the non-referenced, ratioed input buffers such as LVTTTL, LVC MOS.

LVTTTL, LVC MOS33, LVC MOS25 and LVC MOS12 also have fixed threshold options allowing them to be placed in any bank (LVC MOS12 is not supported in Bank 0). The V_{CCIO} voltage applied to the bank determines the ratioed input standards that can be supported in that bank. It is also used to power the differential output drivers. In addition, V_{CCIO} of Bank 0 is used to supply power to the sysCONFIG signals. When V_{CCIO} and V_{CCAUX} are tied to the same supply (2.5 V or 3.3 V), they should be tied together.

4.3. V_{CCAUX}

In addition to the bank V_{CCIO} supplies and a V_{CC} core logic power supply, CrossLink devices have a V_{CCAUX} auxiliary supply that powers the differential and referenced input buffers. The V_{CCAUX} supply is used for differential receivers and 100 Ω termination blocks inside I/O.

4.4. D-PHY External Power Supplies (1.2 V)

V_{CCDPHY}, V_{CCADPHY}, V_{CCPLLDPHY}, V_{CCMUDPHY} are supplies used to power the D-PHY.

Table 4.1 shows a summary of all the required power supplies.

Table 4.1. CrossLink FPGA Power Supplies

Supply	Voltage (Nominal Value ³)	Description
V _{CC}	1.2 V	FPGA core power supply
V _{CCGPLL}	1.2 V	General Purpose PLL Supply Voltage. Should be isolated from excessive noise.
V _{CCAUX} ¹	2.5 V or 3.3 V	Auxiliary Supply Voltage for Bank 1, 2 and NVCM programming.
V _{CCIO0}	1.8 V to 3.3 V	I/O Driver Supply Voltage for Bank 0. V _{CCIO0} is used in conjunction with pins dedicated and shared with device configuration.
V _{CCIO[2, 1]}	1.2 V to 3.3 V	I/O Driver Supply Voltage for Bank 1, or 2. Each bank has its own V _{CCIO} supply.
V _{CCDPHYx} ²	1.2 V	Digital Supply Voltage for D-PHY. Should be isolated from excessive noise.
V _{CCADPHYx} ²	1.2 V	Analog Supply Voltage for D-PHY. Should be isolated and from excessive noise.
V _{CCPLLDPHYx} ²	1.2 V	PLL Supply voltage for D-PHY. Should be isolated and “clean” from excessive noise.
V _{CCMUDPHYx} ²	1.2 V	V _{CCDPHY1} , V _{CCADPHY1} and V _{CCPLLDPHY1} ganged together in the WLCSP36 package. Should be isolated from excessive noise.

Notes:

- V_{CCAUX} must be set to 2.5 V when an external I²C Master or SPI Master is used to program CrossLink’s NVCM. This restriction is not applicable for read access of the NVCM, such as Self-Download Mode, where the NVCM is already programmed and CrossLink retrieves the bitstream from the NVCM and programs it to the SRAM memory.
- X denotes bank number.
- Refer to [CrossLink Family Data Sheet \(FPGA-DS-02007\)](#) for recommended minimum and maximum values.

Table 4.2 lists the I/O Standards that are available in each bank on the device.

Table 4.2. I/O Standards Supported by Various Banks

Description (Types of I/O Buffers)	Harden (Top Side) D-PHY Banks	Bottom Side Bank 0	Bottom Side Bank 1 and Bank 2
Single-ended Output Standards	—	LVTTL LVCMOS33 LVCMOS25 LVCMOS18	LVTTL LVCMOS33 LVCMOS25 LVCMOS18 LVCMOS12
Differential Output Standards	MIPI D-PHY SLVS	—	LVDS LVTTL33D LVCMOS33D LVCMOS25D
Single-ended Input Standards	—	LVTTL LVCMOS33 LVCMOS25 LVCMOS18	LVTTL LVCMOS33 LVCMOS25 LVCMOS18
Differential Input Standards	MIPI D-PHY SLVS	—	LVDS SUBLVDS SLVS LVCMOS25D
On Die Termination	Yes	No	Yes (only for LVDS)

5. sysI/O Buffer Configurations

This section describes the various sysI/O features available on the CrossLink device.

5.1. Programmable PULLMODE Settings

The CrossLink sysI/O buffer supports programmable pull up resistors on banks. Each of the LVCMOS and LVTTTL inputs has a programmable weak pull-up capability that can be enabled if required on Bank 0, Bank 1 and Bank 2. In addition, on Bank 0, the shared sysCONFIG bank, there is a programmable I²C resistor. The available options for Bank 0 are:

- 3P3K (3.3 k Ω)
- 6P8K (6.8 k Ω)
- 10K (10 k Ω)
- UP ($V_{CCIO} = 3.3\text{ V}:44\text{ k}\Omega$, $V_{CCIO} = 2.5\text{ V}:60\text{ k}\Omega$, $V_{CCIO} = 1.8\text{ V}:95\text{ k}\Omega$, $V_{CCIO} = 1.2\text{ V}:236\text{ k}\Omega$)
- NONE

These are mostly used to support I²C interface, but can also be used for other purposes.

5.2. Output Drive Strength

The CrossLink outputs have preset drive strengths and cannot be programmed by the user. [Table 5.1](#) lists the available drive settings for each of the output standards.

Table 5.1. LVCMOS Drive Values

V_{CCIO}	Dependent I/O Type	Drive Strength (mA)
3.3	LVCMOS33	8
2.5	LVCMOS25	6
1.8	LVCMOS18	4
1.2	LVCMOS12	2

5.3. Open-Drain Control

All LVCMOS and LVTTTL output buffers can be configured to function as open drain outputs. You can implement an open drain output by turning on the OPENDRAIN attribute in the software.

5.4. Differential I/O Support

CrossLink devices support true differential input buffers on each pair of I/O in the LVDS Bank 1 and Bank 2 with a DIFFDRIVE of 3.5 mA. The performance of the LVDS input buffer is 1.2 Gb/s* for flip chip packages and 1.0 Gb/s* for WLCSP.

***Note:** See [CrossLink Data Sheet \(FPGA-DS-02007\)](#) for details.

5.5. Complementary Outputs

The single-ended driver associated with the complementary pad can optionally be driven by the complement of the data that drives the single-ended driver associated with the true pad. CrossLink uses pads A and C as true pads and pads B and D as complement pads. This allows a pair of single-ended drivers to be used to drive complementary outputs with the lowest possible skew between the signals. Pads A and B form a Programmable Input/Output (PIO) pair and pads C and D form another PIO pair.

It can be used in conjunction with off-chip resistors to emulate LVDS output drivers. When this option is selected, the tristate control for the driver associated with the complement pad is driven by the same signal as the tristate control for the driver associated with the true pad. In CrossLink, this option is available for LVCMOS33 and LVCMOS25 outputs.

5.6. On-Chip Termination

Bank 0 in the CrossLink device is also called config/shared I/O bank. This I/O Bank only supports single-ended input and output. There is a programmable I²C resistor on this bank that can be configured to use one of the internal integrated pull-ups, the weak pull-up shall be off, and the following integrated pull-up values (or equivalent current source through the transition region) are available.

- 3.3 k Ω $\pm$ 20%
- 6.8 k Ω $\pm$ 20%
- 10 k Ω $\pm$ 20%

Bank 1 and Bank 2 support differential and MIPI D-PHY inputs. These banks support the on-chip 100 Ω input differential termination between all pairs of LVDS, SLVS, SUBLVDS and MIPI D-PHY inputs. It is statically configured as ON and OFF for all differential input types except MIPI D-PHY.

When the I/O type is MIPI, the on-chip termination is enabled dynamically based on the HSSEL signal (see [Table 5.2](#) for details). The tolerance of this input termination is $\pm$ 20% over the operating range of the device.

5.7. Programmable Input Delay

Each input can optionally be delayed before it is passed to the core logic or input registers. The primary use for the input delay is to achieve zero hold time for the input registers when using a direct drive primary clock. To arrive at zero hold time, the input delay stalls the data by at least as much as the primary clock injection delay.

5.8. Standby

The Standby mode is a way to dynamically power down the bank. It disables the differential receiver and True differential driver. The Standby modes are enabled on a bank by bank basis, with bit settings and each Bank has user-routed fabric input signals to enable the Standby (Dynamic power down) modes.

Refer to [Power Management and Calculation for CrossLink Devices \(FPGA-TN-02018\)](#) for more information about the Standby settings for the I/O banks.

5.9. MIPI D-PHY Support

The following primitive should be used when implementing MIPI D-PHY I/O CrossLink supports High Speed (HS) Rx, Low Power (LP) Rx and Low Power Tx mode. MIPI primitive is supported in Bank 1 and Bank 2.




Figure 5.1. MIPI Primitive Symbol

Table 5.2. MIPI Port List

Port	I/O	Description
BP	I/O	Bidirectional PAD A, C used for DPHY Clock / Data HS and LP mode
BN	I/O	Bidirectional PAD B, D used for DPHY Clock / Data HS and LP mode
AP	I	Input from fabric to PAD A, C – used for LP Tx function only
AN	I	Input from fabric to PAD B, D – used for LP Tx function only
HSSEL	I	High Speed Select Signal. HSSEL=1: High Speed mode, 100 Ω differential termination is on. HSSEL=0: Low Speed mode, 100 Ω termination is turned off.
TP	I	Tristate for PAD A,C
TN	I	Tristate for PAD B,D
OLSP	O	LP Rx signal from BP
OLSN	O	LP Rx signal from BN
OHS	O	HS Rx signal from BP/BN differential

When IO_TYPE is MIPI, the MIPI primitive above should be instantiated in the design, otherwise the software Design Rule Check (DRC) errors out. The output from the MIPI D-PHY buffer can only be used with the Double Data Rate (DDR) registers. Refer to [CrossLink High-Speed I/O Interface \(FPGA-TN-02012\)](#) for details on building MIPI D-PHY interfaces.

6. Software sysI/O Attributes

The sysI/O attributes can be specified in the Hardware Description Language (HDL), using the Spreadsheet View or in the logical preference file (.lpf) file directly. [Appendix A](#) and [Appendix B](#) list examples of how these can be assigned using each of these methods mentioned above. This section describes in detail each of these attributes.

6.1. IO_TYPE

This is used to set the sysI/O standard for an I/O. The V_{CCIO} required to set these I/O standards are embedded in the attribute names itself. There is no separate attribute to set the V_{CCIO} requirements. [Table 6.1](#) lists the available I/O types.

Table 6.1. IO_TYPE Attribute Values

sysI/O Signaling Standard	IO_TYPE
DEFAULT	LVCNOS25
LVTTL	LVTTL33
LVTTL Differential	LVTTL33D
3.3 V LVCNOS	LVCNOS33
3.3 V LVCNOS Differential	LVCNOS33D
2.5 V LVCNOS	LVCNOS25
2.5 V LVCNOS Differential	LVCNOS25D
1.8 V LVCNOS	LVCNOS18
1.2 V LVCNOS (Output)	LVCNOS12
LVDS 2.5 V	LVDS
Sub-LVDS	SUBLVDS
SLVS	SLVS
MIPI D-PHY	MIPI

6.2. PULLMODE

The PULLMODE attribute is available for all the LVTLL and LVCNOS inputs and bidirectional I/Os. This attribute can be enabled for each I/O independently.

Table 6.2. PULLMODE Settings

Pull Options	PULLMODE VALUE
Weak Pull-up (Default)	UP
I ² C Pull-up Resistors	3P3K (3.3 k Ω), 6P8K (6.8 k Ω), 10K
Pull Off	NONE

Table 6.3. PULLMODE Settings

Buffer	Values	Default
Input	UP, NONE, 3P3K, 6P8K, 10K	UP
Output	NONE	NONE

6.3. OPENDRAIN

LVC MOS and LV TTL I/O standards can be set to Open Drain configuration by using the OPENDRAIN attribute.

Table 6.4. Open Drain Attribute Values

Attribute	Values	Default
OPENDRAIN	ON, OFF	OFF

6.4. DIFFRESISTOR

This attribute is used to set the on-chip differential termination on MIPI D-PHY HS, LVDS, SLVS and Sub-LVDS inputs.

Table 6.5. DIFFRESISTOR Values

Attribute	Values	Default
DIFFRESISTOR	OFF, 100	100

6.5. HYSTERESIS

Hysteresis can be enabled for LVC MOS and LV TTL inputs.

Table 6.6. Hysteresis Attribute Values

Attribute	Values	Default
HYSTERESIS	ON, NA	ON

6.6. DIN/DOUT

This attribute can be used when an I/O register needs to be assigned. Using DIN asserts an input register and using DOUT attribute asserts an output register in the design. By default, the software tries to assign the I/O registers if applicable. You can turn this OFF by using synthesis attribute or using the preference editor of the software. These attributes can only be applied on registers.

6.7. LOC

This attribute can be used to make pin assignments to the I/O ports in the design. This attribute is only used when the pin assignments are made in HDL source. You can also assign pins directly using the Graphical User Interface (GUI) in the Spreadsheet View of the software.

7. Design Recommendations

This section discusses some of design rules and considerations that need to be taken into account when designing with the CrossLink sysI/O buffer.

7.1. Banking Rules

- If V_{CCIO} for any bank is set to the same voltage as V_{CCAUX} (2.5 V or 3.3 V), it is recommended to connect them to the same power supply to minimizing leakage.
- If V_{CCIO} for either bank 1 or bank 2 is set to 1.2 V, it is recommended to connect it to the same power supply as V_{CC} , thus minimizing leakage.
- On the top of the device, the two banks have hard DPHY blocks. These are not available for any other functions.
- On the bottom side Bank 0 is General Purpose Input/Output (GPIO) and sysConfig bank. Only single-ended I/O standards can be built into this bank.
- Bank 1 and Bank 2 at the bottom support differential Inputs and Outputs as well as singled-ended I/O.
- DIFFRESISTOR can be turned on for each PIO. Only Bank 1 and Bank 2 have this feature.
- I²C pull-up resistors are only available on Bank 0.
- Only one V_{CCIO} level is allowed in a given bank so all IO_TYPES of that bank should be compatible with that V_{CCIO} level.

Appendix A. HDL Attributes

Using these HDL attributes, you can assign the sysI/O attributes directly in your source. Use the attribute definition and syntax for your synthesis vendor. The sysI/O attributes syntax and examples for Synplify Pro® synthesis tool and Lattice Synthesis Engine (LSE) are listed here. This appendix only lists the sysI/O buffer attributes for these devices. Refer to the Synplify Pro user manual to see a complete list of synthesis attributes. These manuals are available through the Diamond Software Help.

VHDL Synplify Pro and LSE

This section lists syntax and examples for all the sysI/O attributes in VHSIC Hardware Description Language (VHDL) when using Synplify Pro synthesis tool and LSE.

Syntax

Table A.1. VHDL Attribute Syntax for Synplify

Attribute	Syntax
IO_TYPE	attribute IO_TYPE: string; attribute IO_TYPE of Pinname: signal is "IO_TYPE Value";
PULLMODE	attribute PULLMODE: string; attribute PULLMODE of Pinname: signal is "Pullmode Value";
OPENDRAIN	attribute OPENDRAIN: string; attribute OPENDRAIN of Pinname: signal is "OpenDrain Value";
DIFFRESISTOR	attribute DIFFRESISTOR: string; attribute DIFFRESISTOR of Pinname: signal is "DIFFRESISTOR Value";
HYSTERESIS	attribute HYSTERESIS: string; attribute HYSTERESIS of Pinname: signal is "HYSTERESIS Value";
DIN	attribute DIN: string; attribute DIN of Pinname: signal is " ";
DOUT	attribute DOUT: string; attribute DOUT of Pinname: signal is " ";
LOC	attribute LOC: string; attribute LOC of Pinname: signal is "pin_locations";

Examples

IO_TYPE

--*Attribute Declaration*****

ATTRIBUTE IO_TYPE: string;

--*IO_TYPE assignment for I/O Pin*****

ATTRIBUTE IO_TYPE OF portA: SIGNAL IS "LVCMOS25";

ATTRIBUTE IO_TYPE OF portB: SIGNAL IS "LVCMOS33";

ATTRIBUTE IO_TYPE OF portC: SIGNAL IS "LVDS25";

PULLMODE

--*Attribute Declaration*****

ATTRIBUTE PULLMODE: string;

--*PULLMODE assignment for I/O Pin*****

ATTRIBUTE PULLMODE OF portB: SIGNAL IS "UP";

OPENDRAIN**--***Attribute Declaration*****

ATTRIBUTE OPENDRAIN: string;

--*Open Drain assignment for I/O Pin*****

ATTRIBUTE OPENDRAIN OF portB: SIGNAL IS "ON";

DIFFRESISTOR**--***Attribute Declaration*****

ATTRIBUTE DIFFRESISTOR: string;

--* DIFFRESISTOR assignment for I/O Pin*****

ATTRIBUTE DIFFRESISTOR OF portB: SIGNAL IS "100";

HYSTERESIS**--***Attribute Declaration*****

ATTRIBUTE HYSTERESIS: string;

--* DIFFRESISTOR assignment for I/O Pin*****

ATTRIBUTE HYSTERESIS OF portB: SIGNAL IS "ON";

DIN/DOUT**--***Attribute Declaration*****

ATTRIBUTE din: string;

ATTRIBUTE dout: string;

--* din/dout assignment for I/O Pin*****

ATTRIBUTE din OF input_vector: SIGNAL IS " ";

ATTRIBUTE dout OF output_vector: SIGNAL IS " ";

LOC**--***Attribute Declaration*****

ATTRIBUTE LOC: string;

--* LOC assignment for I/O Pin*****

ATTRIBUTE LOC OF input_vector: SIGNAL IS "E3,B3,C3 ";

Verilog Synplify Pro and LSE

This section lists syntax and examples for all the sysl/O attributes in Verilog using Synplify Pro synthesis tool.

Syntax

Table A.2. Verilog Synplify Attribute Syntax

Attribute	Syntax
IO_TYPE	<i>PinType PinName /* synthesis IO_TYPE="IO_Type Value"*/;</i>
PULLMODE	<i>PinType PinName /* synthesis PULLMODE="Pullmode Value"*/;</i>
OPENDRAIN	<i>PinType PinName /* synthesis OPENDRAIN ="OpenDrain Value"*/;</i>
DIFFRESISTOR	<i>PinType PinName /* synthesis DIFFRESISTOR =" DIFFRESISTOR Value"*/;</i>
HYSTERESIS	<i>PinType PinName /* synthesis HYSTERESIS ="Hysteresis Value"*/;</i>
DIN	<i>PinType PinName /* synthesis DIN=" "*/;</i>
DOUT	<i>PinType PinName /* synthesis DOUT=" "*/;</i>
LOC	<i>PinType PinName /* synthesis LOC="pin_locations"*/;</i>

Examples

//IO_TYPE and PULLMODE assignment

```
output portB /*synthesis IO_TYPE="LVCMOS33" PULLMODE ="UP"*/;
output portC /*synthesis IO_TYPE="LVDS" */;
```

//PULLMODE

```
output [4:0] portA /* synthesis IO_TYPE="LVCMOS33" PULLMODE = "NONE" */;
```

//OPENDRAIN

```
output portA /*synthesis OPENDRAIN ="ON"*/;
```

//DIFFRESISTOR

```
input portB /*synthesis IO_TYPE="LVDS" DIFFRESISTOR="100" */;
```

//HYSTERESIS

```
input portB /*synthesis HYSTERESIS="ON" */;
```

//DIN (Place the flip-flops near the load input)

```
input load /* synthesis din=" " */;
```

//DOUT (Place the flip-flops near the load output)

```
output load /* synthesis dout=" " */;
```

//LOC (I/O pin location)/input [3:0] DATA0 /* synthesis loc="E3,B1,F3"*/;

Appendix B. sysI/O Attributes Using Spreadsheet View User Interface


The sysI/O buffer attributes can be assigned using the Spreadsheet View in Lattice Diamond design software. The Port Assignments sheet lists all the ports in a design and all the available sysI/O attributes in multiple columns. Click on each of these cells for a list of all valid I/O preferences for that port.

Each column takes precedence over the next. Therefore, when you choose a particular IO_TYPE, the columns for the PULLMODE, DRIVE, SLEWRATE and other attributes only list the valid entries for that IO_TYPE.

Pin locations can be locked using the Pin column of the Port Assignments sheet or using the Pin Assignments sheet. You can right-click on a cell in the Pin column and click Assign Pins to see the list of available pins. In Spreadsheet View, go to Design, then Preference PIO DRC to look for incorrect pin assignments.

You can enter the DIN/DOU preferences using the Cell Mapping tab. All the preferences assigned using the Spreadsheet View are written into the logical preference file (.lpf).

Figure B.1 shows the Port Assignments sheet of the Spreadsheet View. For further information on how to use the Spreadsheet View, refer to the Diamond Help documentation, available in the Help menu option of the software.



	Name	Group By	Pin	BANK	BANK_VCC	IO_TYPE	PULLMODE	DRIVE	SLEWRATE	CLAMP	PENDRAIN	DIFFRESISTOR	DIFFDRIVE	HYSTERESIS	MIPL_LPID	IM
1	All Ports	N/A	N/A	N/A	N/A			N/A						N/A	N/A	N/A
1.1	Input	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A
1.1.1	CLR	N/A			N/A	LVDS	NONE	NA	NA	ON	OFF	100	NA	NA	N/A	N/A
1.1.2	Clock	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A
1.1.2.1	Clock	N/A			N/A	LVCNMOS25	UP	NA	NA	ON	OFF	OFF	NA	ON	N/A	N/A
1.2	Output	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A	N/A
1.2.1	Q[0]	N/A			N/A	LVDS	NONE	NA	NA	ON	OFF	OFF	3.5	NA	N/A	N/A
1.2.2	Q[1]	N/A			N/A	LVDS	NONE	NA	NA	ON	OFF	OFF	3.5	NA	N/A	N/A
1.2.3	Q[2]	N/A			N/A	LVDS	NONE	NA	NA	ON	OFF	OFF	3.5	NA	N/A	N/A
1.2.4	Q[3]	N/A			N/A	LVDS	NONE	NA	NA	ON	OFF	OFF	3.5	NA	N/A	N/A

Figure B.1. Port Attributes Tab of Spreadsheet View

References

For more information, refer to the following documents:

- [CrossLink Family Data Sheet \(FPGA-DS-02007\)](#)
- [CrossLink High-Speed I/O Interface \(FPGA-TN-02012\)](#)
- [CrossLink Hardware Checklist \(FPGA-TN-02013\)](#)
- [CrossLink Programming and Configuration User Guide \(FPGA-TN-02014\)](#)
- [CrossLink sysCLOCK PLL/DLL Design and Usage Guide \(FPGA-TN-02015\)](#)
- [CrossLink Memory Usage Guide \(FPGA-TN-02017\)](#)
- [Power Management and Calculation for CrossLink Devices \(FPGA-TN-02018\)](#)
- [CrossLink I2C Hardened IP Usage Guide \(FPGA-TN-02019\)](#)
- [Advanced CrossLink I2C Hardened IP Reference Guide \(FPGA-TN-02020\)](#)

Technical Support Assistance

Submit a technical support case through www.latticesemi.com/techsupport.

For frequently asked questions, refer to the Lattice Answer Database at <https://www.latticesemi.com/Support/AnswerDatabase>.

Revision History

Revision 1.4, May 2023

Section	Change Summary
All	Changed document title to <i>CrossLink sysI/O User Guide</i> .
sysI/O Buffer Configurations	Corrected the pull up values for <i>UP</i> settings in the Programmable PULLMODE Settings subsection.
References	Updated referenced technical note to <i>CrossLink Programming and Configuration User Guide (FPGA-TN-02014)</i> .
Technical Support Assistance	Added reference to the Lattice Answer Database on the Lattice website.
All	Minor adjustments in formatting and style.

Revision 1.3, March 2020

Section	Change Summary
Disclaimers	Added this section.

Revision 1.2, January 2019

Section	Change Summary
Supported sysI/O Standards	Revised LVCMOS12 values in Table 3.1. Single-Ended I/O Standards. Added note.
sysI/O Banking Scheme	- Added (<i>LVCMOS12 is not supported in Bank 0</i>) in the VCCIO (1.2 V/1.8 V/2.5 V/3.3 V) section. - Updated Table 4.1. CrossLink FPGA Power Supplies. - Changed V_{CCIO} [2, 1, 0] to V_{CCIO} [2, 1] in and revised description. - Added V_{CCIO0} item. - Added footnote 1. - Removed LVCMOS12 from Table 4.2. I/O Standards Supported by Various Banks.
Software sysI/O Attributes	- Indicated (Output) in 1.2 V LVCMOS item in Table 6.1. IO_TYPE Attribute Values. - Changed "3.3 K" to "3.3 kΩ" and "6.8 K" to "6.8 kΩ" in Table 6.2. PULLMODE Settings.
Design Recommendations	Revised second item in Banking Rules.
All	Minor changes in formatting/style.

Revision 1.1, September 2018

Section	Change Summary
sysI/O Buffer Overview	Updated this section.
sysI/O Banking Scheme	Updated V _{CCIO} and V _{CCAUX} information in VCCIO (1.2 V/1.8 V/2.5 V/3.3 V).
Differential I/O Support	Updated note.
Design Recommendations	Updated V _{CCIO} information in Banking Rules.

Revision 1.0, May 2016

Section	Change Summary
All	First preliminary release



www.latticesemi.com