

# **MachXO3 Hardware Checklist**

# **Technical Note**



#### **Disclaimers**

Lattice makes no warranty, representation, or guarantee regarding the accuracy of information contained in this document or the suitability of its products for any particular purpose. All information herein is provided AS IS, with all faults, and all associated risk is the responsibility entirely of the Buyer. The information provided herein is for informational purposes only and may contain technical inaccuracies or omissions, and may be otherwise rendered inaccurate for many reasons, and Lattice assumes no obligation to update or otherwise correct or revise this information. Products sold by Lattice have been subject to limited testing and it is the Buyer's responsibility to independently determine the suitability of any products and to test and verify the same. LATTICE PRODUCTS AND SERVICES ARE NOT DESIGNED, MANUFACTURED, OR TESTED FOR USE IN LIFE OR SAFETY CRITICAL SYSTEMS, HAZARDOUS ENVIRONMENTS, OR ANY OTHER ENVIRONMENTS REQUIRING FAIL-SAFE PERFORMANCE, INCLUDING ANY APPLICATION IN WHICH THE FAILURE OF THE PRODUCT OR SERVICE COULD LEAD TO DEATH, PERSONAL INJURY, SEVERE PROPERTY DAMAGE OR ENVIRONMENTAL HARM (COLLECTIVELY, "HIGH-RISK USES"). FURTHER, BUYER MUST TAKE PRUDENT STEPS TO PROTECT AGAINST PRODUCT AND SERVICE FAILURES, INCLUDING PROVIDING APPROPRIATE REDUNDANCIES, FAIL-SAFE FEATURES, AND/OR SHUT-DOWN MECHANISMS. LATTICE EXPRESSLY DISCLAIMS ANY EXPRESS OR IMPLIED WARRANTY OF FITNESS OF THE PRODUCTS OR SERVICES FOR HIGH-RISK USES. The information provided in this document is proprietary to Lattice Semiconductor, and Lattice reserves the right to make any changes to the information in this document or to any products at any time without notice.

#### **Inclusive Language**

This document was created consistent with Lattice Semiconductor's inclusive language policy. In some cases, the language in underlying tools and other items may not yet have been updated. Please refer to Lattice's inclusive language FAQ 6878 for a cross reference of terms. Note in some cases such as register names and state names it has been necessary to continue to utilize older terminology for compatibility.



## **Contents**

| Contents   | 3  |
|--|----|
| Abbreviations in This Document                           | 6  |
| L. Introduction  | 7  |
| 2. Power Supply  | 8  |
| 2.1. Power Noise   | 8  |
| 2.2. Power Source  | 8  |
| 3. Power Supply Filtering                                | 9  |
| 3.1. Recommended Power Filtering Groups and Components   | 9  |
| 4. Power Estimation                                      | 10 |
| 5. Power Sequencing                                      | 11 |
| 5. Configuration Considerations                          | 12 |
| 7. Controller SPI (MSPI)                                 | 17 |
| B. PROGRAMN Initial Power Considerations                 | 18 |
| 9. Pinout Considerations                                 | 19 |
| LO. sysI/O   | 20 |
| L1. True-LVDS Output Pin Assignments                     | 21 |
| L2. PCI Clamp Pin Assignment                             | 22 |
| 13. Clock Inputs   | 23 |
| L4. Issue: GPIO Input(s) Prevents Powering Down the FPGA | 24 |
| 14.1. GPIO Input Current Leakage Pathway                 | 24 |
| 14.2. Workarounds  | 24 |
| L5. Layout Recommendations                               | 26 |
| L6. Checklist  | 27 |
| References   | 28 |
| Fechnical Support Assistance                             | 29 |
| Revision History   | 30 |



# **Figures**

| Figure 3.1. Recommended Power Filter Group                                      | 9  |
|---|----|
| Figure 6.1. Typical Connections for Programming SRAM or Internal Flash via JTAG | 13 |
| Figure 6.2. Typical Connections for Programming SRAM or Internal Flash via SSPI |    |
| Figure 6.3. Typical Connections for Programming SRAM or Internal Flash via I2C  | 15 |
| Figure 6.4. Typical Connections for Programming External Flash via JTAG         | 16 |
| Figure 13.1. Clock Oscillator Bypassing   | 23 |
| Figure 13.2. PCB Dual Footprint Supporting HCSL and LVDS Oscillators            |    |
| Figure 14.1. Potential Current Path for Powered Down FPGA with Driven Input     |    |
| Figure 15.1. Ground Vias Implementation   | 26 |
| Figure 15.2. Stitching Vias Implementation                                      | 26 |



## **Tables**

| Table 2.1. Power Supply Description and Voltage Levels       | 8 |
|--|---|
| Table 3.1. Recommended Power Filtering Groups and Components |   |
| Table 6.1. Default State of the sysCONFIG Pins <sup>1</sup>  |   |
| Table 10.1. Weak Pull-up/Pull-down Current Specifications    |   |
| Table 16.1. Hardware Checklist                               |   |



## **Abbreviations in This Document**

A list of abbreviations used in this document.

| Abbreviation | Definition                        |
|--------------|-----------------------------------|
| PCB          | Printed Circuit Board             |
| I2C          | Inter-Integrated Circuit          |
| SRAM         | Static Random Access Memory       |
| NVCM         | Non Volatile Configuration Memory |



### 1. Introduction

When designing complex hardware using the MachXO3™ PLD, specifically the L version, designers must pay special attention to critical hardware configuration requirements. This technical note steps through these critical hardware requirements related to the MachXO3L/LF devices. This document does not provide detailed step-by-step instructions but gives a high-level summary checklist to assist in the design process.

Hardware checklists are developed after evaluation boards and incorporate optimized designs that improve upon the circuitry of the evaluation boards. If you copy circuits from evaluation boards, ensure to optimize your designs according to the hardware checklists.

The MachXO3L/LF ultra-low power, instant-on, non-volatile PLDs are available in two versions C and E devices. C devices have an internal linear voltage regulator which supports external  $V_{CC}$  supply voltages of 3.3 V or 2.5 V. E devices only accept 1.2 V as the external  $V_{CC}$  supply voltage. With the exception of power supply voltage, both types of devices (C and E) are functionally and pin compatible with each other.

This technical note assumes that the reader is familiar with the MachXO3L/LF device features as described in the MachXO3 Family Data Sheet (FPGA-DS-02032).

The critical hardware areas covered in this technical note include:

- Power supplies as they relate to the MachXO3L/LF supply rails and how to connect them to the PCB and the associated system.
- Configuration and how to connect the configuration mode selection for proper power up configuration.
- Device I/O interface and critical signals.

**Important:** Refer to the following documents for detailed recommendations.

- Power Decoupling and Bypass Filtering for Programmable Devices (FPGA-TN-02083)
- Power and Thermal Estimation and Management for MachXO3 Devices (FPGA-TN-02059)
- MachXO3 sysIO Usage Guide (FPGA-TN-02056)
- Implementing High-Speed Interfaces with MachXO3 Devices (FPGA-TN-02057)
- MachXO3 Programming and Configuration Usage Guide (FPGA-TN-02055)
- Using Hardened Control Functions in MachXO3 Devices (FPGA-TN-02063)



## 2. Power Supply

The  $V_{CC}$  and  $V_{CC|OO}$  power supplies determine the MachXO3L/LF internal power good condition. These supplies need to be at a valid and stable level before the device can become operational. In addition, there are five ( $V_{CC|O1}$  to  $V_{CC|O5}$ ) supplies that power the remaining I/O banks. Table 2.1 shows the power supplies and the appropriate voltage levels for each.

Refer to the MachXO3 Family Data Sheet (FPGA-DS-02032) for more information on the voltage levels.

Table 2.1. Power Supply Description and Voltage Levels

| Supply             | Voltage (Nominal Value) | Description   |
|--------------------|-------------------------|---|
| V                  | 1.2 V                   | Core power supply for 1.2 V devices (E)                           |
| V <sub>CC</sub>    | 2.5 V/3.3 V             | Core power supply for 2.5 V/3.3 V devices (C)                     |
| V <sub>CCIOx</sub> | 1.2 V to 3.3 V          | Power supply pins for I/O Bank x. There are up to five I/O banks. |

#### 2.1. Power Noise

The power rail voltages of the FPGA allow for a worst-case normal operating tolerance of ±5% of these voltages. The 5% tolerance includes any noise.

### 2.2. Power Source

It is recommended that the designed voltage regulators are accurate to within 3% of the optimum voltage to allow power noise design margin.

When calculating the voltage regulator total tolerance, include:

- Regulator voltage reference tolerance.
- Regulator line tolerance.
- Regulator load tolerance.
- Tolerances of any resistors connected to the regulator's feedback pin, which sets the regulator's output voltage.
- Expected voltage drops due to the power filtering ferrite bead's ESR × expected current draw.
- Expected voltage drops due to the current measuring resistor's ESR × expected current draw.

With a 3% tolerance allocated to the voltage source, the design has a remaining 2% tolerance for noise and layout-related issues. The 1.2 V rail is especially sensitive to noise, as every 12 mV is 1% of the rail voltage.



## 3. Power Supply Filtering

Providing a quiet, filtered supply is important for all rails and critical for the analog rails. Supplies should be decoupled with adequate power filters. Bypass capacitors must be located close to the device package pins with very short traces to keep inductance low.

For the best performance, use careful pin assignments to keep noisy I/O pins away from sensitive functional pins. The leading causes of PCB-related crosstalk with sensitive blocks are related to FPGA outputs located in close proximity to the sensitive power supplies. These supplies require cautious board layout to ensure noise immunity to the switching noise generated by FPGA outputs. Guidelines are provided to build quiet-filtered supplies for the analog supplies; however, robust PCB layout is required to ensure that noise does not infiltrate into these analog supplies.

### 3.1. Recommended Power Filtering Groups and Components

Table 3.1. Recommended Power Filtering Groups and Components

| Power Input     | Recommended Filter  | Notes   |
|-----------------|---|---|
| V <sub>cc</sub> | 10 μF x 2 + 100 nF per pin                                    | Core and clock logic. 1.2 V devices (E) 2.5 V/3.3 V devices (C)   |
| Vccio[6: 0]     | 10 $\mu\text{F}$ + 100 nF per pin for each $V_{\text{CCIO}x}$ | Bank I/O. Unused banks can use a single 1.0 $\mu$ F. For banks with lots of outputs or large capacitive loading replace the 10 $\mu$ F with a 22 $\mu$ F (or use two 10 $\mu$ F). 1.2 V, 1.5 V, 1.8 V, 2.5 V, 3.3 V |




Figure 3.1. Recommended Power Filter Group



### 4. Power Estimation

Once the MachXO3L/LF device density, package, and logic implementation are decided, power estimation can be performed using the Power Calculator tool, which is provided as part of the Lattice Diamond design software. While performing power estimation, the user should keep two specific goals in mind.

- Power supply budgeting should be considered based on the maximum power-up in-rush current, configuration current, or maximum DC and AC current for a given system environmental condition.
- The ability of the system environment and MachXO3L/LF device packaging to support the specified maximum operating junction temperature.

By determining these two criteria, system design planning can take the MachXO3L/LF power requirements into consideration early in the design phase.

This is explained in Power and Thermal Estimation and Management for MachXO3 Devices (FPGA-TN-02059).



# 5. Power Sequencing

There is no power sequence required for the MachXO3 devices.



## 6. Configuration Considerations

MachXO3L/LF devices contain two types of memory, SRAM and either NVCM in MachXO3L devices or Flash in MachXO3LF devices. SRAM is volatile memory and contains the active configuration. NVCM, or Flash, is non-volatile memory that provides on-chip storage for the SRAM configuration data.

The MachXO3L/LF includes multiple programming and configuration interfaces:

- 1149.1 JTAG
- Self-download
- Target SPI (SSPI)
- Controller SPI (MSPI)
- Dual Boot
- 12C
- WISHBONE bus

For ease of prototype debugging, it is recommended that every PCB have easy access to the programming and configuration pins.

The configuration logic arbitrates access from the interfaces by the following priority. When higher priority ports are enabled, NVCM or Flash access by lower priority ports will be blocked.

- JTAG Port
- Target SPI (SSPI) Port (SN low activates the SPI port)
- I2C Primary Port

**Note:** Erased devices have all programming and configuration ports enabled by default. When the device is erased ensure that SN and PROGRAMN are not driven low.

For a detailed description of the programming and configuration interfaces, please refer to the MachXO3 Programming and Configuration Usage Guide (FPGA-TN-02055).

The use of external resistors is always needed if the configuration signals are being used to handshake with other devices. Pull-up and pull-down resistor (4.7 k $\Omega$ ) recommendations on different configuration pins are listed below.

Table 6.1. Default State of the sysCONFIG Pins<sup>1</sup>

| Pin Name               | Pin Function<br>(Configuration Mode) | Pin Direction<br>(8-Bit Size)  | Data In Bits that Get Masked<br>(9-Bit Size) |
|------------------------|--------------------------------------|--|--|
| PROGRAMN               | PROGRAMN                             | Input with weak pull-up, external pull-up to V <sub>CCIOO</sub> .  | PROGRAMN                                     |
| INITN                  | 1/0                                  | I/O with weak pull-up, external pull-up V <sub>CCIOO</sub> .   | User-defined I/O                             |
| DONE                   | 1/0                                  | I/O with weak pull-up, external pull-up to V <sub>CCIOO</sub> .  | User-defined I/O                             |
| MCLK/CCLK <sup>2</sup> | SSPI                                 | Input with weak pull-up. MCLK function requires 510 $\Omega$ to 1 k $\Omega$ pull-up to V <sub>CCIO8</sub> , series resistor placing near Tx side. | User-defined I/O                             |
| SN                     | SSPI                                 | Input with weak pull-up, external pull-up to V <sub>CCIO2</sub> .  | User-defined I/O                             |
| SI/SPISI               | SSPI                                 | Input  | User-defined I/O                             |
| SO/SOSPI               | SSPI                                 | Output   | User-defined I/O                             |
| CSSPIN                 | 1/0                                  | I/O with weak pull-up, external pullup to V <sub>CCIO2</sub> .   | User-defined I/O                             |
| SCL                    | 12C                                  | Bi-Directional open drain, external pull-up, noise filter (200 $\Omega$ series/100 pF to GND)  | User-defined I/O                             |
| SDA                    | 12C                                  | Bi-Directional open drain, external pull-up, noise filter (100 $\Omega$ series/100 pF to GND)  | User-defined I/O                             |
| TDI                    | TDI                                  | Input with weak pull-up.   | TDI  |
| TDO                    | TDO                                  | Output with weak pull-up.  | TDO  |
| тск                    | TCK                                  | Input. Recommended 4.7 kΩ pull-down.   | TCK  |



| Pin Name | Pin Function<br>(Configuration Mode) | Pin Direction<br>(8-Bit Size) | Data In Bits that Get Masked<br>(9-Bit Size) |
|----------|--------------------------------------|-------------------------------|--|
| TMS      | TMS                                  | Input with weak pull-up.      | TMS  |
| JTAGENB  | 1/0                                  | Input with weak pull-down.    | 1/0  |

#### Note:

- 1. Leave the unsused configuration ports open.
- 2. The series resistor value depends on the PCB design. The range is from 22  $\Omega$  to 39  $\Omega$ .




Figure 6.1. Typical Connections for Programming SRAM or Internal Flash via JTAG






Figure 6.2. Typical Connections for Programming SRAM or Internal Flash via SSPI






Figure 6.3. Typical Connections for Programming SRAM or Internal Flash via I2C






Figure 6.4. Typical Connections for Programming External Flash via JTAG



# 7. Controller SPI (MSPI)

When configuring from an external SPI Flash:

- The SPI Flash VCC and the MachXO3L/LF V<sub>CCIO2</sub> are at the same level.
- The SPI Flash VCC is at the recommended operating level. The SPI Flash should be supported in Diamond Programmer. To see the supported list of devices, go to Diamond Programmer, under the **Help** menu, choose **Help**, then search for **SPI Flash support**.
- For SPI Flash devices that are not listed in the **SPI Flash Support**, using the custom flash option may allow a non supported device to work.



### 8. PROGRAMN Initial Power Considerations

The MachXO3L/LF PROGRAMN is permitted to become a general-purpose I/O. The PROGRAMN only becomes a general-purpose I/O after the configuration bitstream is loaded. When power is applied to the MachXO3L/LF, the PROGRAMN input performs the PROGRAMN function. It is critical that any signal input to the PROGRAMN have a high-to-low transition period that is longer than the  $V_{CC}$  (min) to INITN rising edge time period. Transitions faster than this time period prevent the MachXO3L/LF from becoming operational. Refer to the description of PROGRAMN in the MachXO3 Programming and Configuration Usage Guide (FPGA-TN-02055).



### 9. Pinout Considerations

The MachXO3L/LF PLDs support many applications with high-speed interfaces. These include various rule-based pinouts that need to be understood prior to the implementation of the PCB design. The pin-out selection must be completed with an understanding of the interface building blocks of the FPGA fabric. These include IOLOGIC blocks such as DDR, clock resource connectivity, and PLL usage. Refer to Implementing High-Speed Interfaces with MachXO3 Devices (FPGA-TN-02057) for rules pertaining to these interface types.



# 10. sysI/O

MachXO3 provides the flexibility to configure each I/O according to the user's requirements. These pins can be configured as input, output, and tri-state. Additionally, attributes such as PULLMODE, CLAMP, HYSTERESIS, VREF, OPENDRAIN, SLEWRATE, DIFFRESISTOR, TERMINATION, and DRIVE STRENGTH can also be setup. Refer to the MachXO3 sysIO Usage Guide (FPGA-TN-02056) for more information on this.

For the PULLMODE, Pull-up and Pull-down resistors can be set. The implementation of these resistors involves using a constant current that has the following values:

Table 10.1. Weak Pull-up/Pull-down Current Specifications

|           | Parameter                              | Condition               | Min | Max  | Unit |
|-----------|--|-------------------------|-----|------|------|
| Pull-up   | I/O Weak Pull-up Resistor<br>Current   | 0 ≤ VIN ≤ 0.7 × VCCIO   | -30 | -309 | μΑ   |
| Pull-down | I/O Weak Pull-down Resistor<br>Current | VIL (max) ≤ VIN ≤ VCCIO | 30  | 305  | μΑ   |



# 11. True-LVDS Output Pin Assignments

True-LVDS outputs are on the top bank (Bank 0) of the MachXO3L/LF-1300 and higher density devices. When using the LVDS outputs, a 2.5 V or 3.3 V supply needs to be connected to the Bank 0  $V_{CCIO}$  supply rails. Refer to the MachXO3 sysIO Usage Guide (FPGA-TN-02056) for more information on this.



# 12. PCI Clamp Pin Assignment

PCI clamps are available on the bottom I/O bank (Bank 2) of the MachXO3L/LF-1300 and higher density devices. When the system design calls for PCI clamps, these pins should be assigned to I/O Bank 2. For the clamp characteristic, refer to the IBIS buffer models either on the Lattice web site or in the Lattice Diamond design software.



## 13. Clock Inputs

The MachXO3 device provides certain pins for use as clock inputs in each I/O bank. These pins are shared and can alternately be used for general purpose I/O.

When these pins are used for clocking purposes, you need to pay attention to minimize signal noise on these pins.

These shared clock input pins, typically named GPLL and PCLK, can be found under the Dual Function column of the pinlist .csv file. High-speed differential interfaces (such as MIPI) received by the FPGA must route their differential clock pair into a pair of inputs that support differential clocking, labeled PCLKTx y (+true) and PCLKCx y (-complement).

Note: For single-ended I/Os, use only PCLKT pins as primary CLK pads.

When providing an external reference clock to the FPGA, ensure that the oscillator's output voltage to the FPGA does not exceed the bank's voltage. Good power supply decoupling of the clock oscillator is required to reduce clock jitter. A typical bypassing circuit is shown in Figure 13.1.




Figure 13.1. Clock Oscillator Bypassing

For differential clock inputs to banks with a V<sub>CCIO</sub> voltage of 1.5 V or lower, it is recommended to use an HCSL oscillator to keep the clock voltage less than or equal to the bank's V<sub>CCIO</sub>. An LVDS oscillator can also be used if AC is coupled and then DC is biased at half the VCCIO voltage. Example dual footprint design supporting HCSL and LVDS is shown below in Figure 13.2.




Figure 13.2. PCB Dual Footprint Supporting HCSL and LVDS Oscillators

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice

© 2014-2025 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal FPGA-TN-02061-1.7 23



## 14. Issue: GPIO Input(s) Prevents Powering Down the FPGA

For C devices where the design involves  $V_{CC}$  and bank  $V_{CCIOx}$  voltages that are the same (3.3 V or 2.5 V) and connected together, careful design consideration must be followed to avoid the FPGA not powering down fully and left operating in an undefined state.

Note: Chip failures can occur when the datasheet input current limits are exceeded.

### 14.1. GPIO Input Current Leakage Pathway

The FPGA is powered on, and the bit-stream program input CLAMPS ON.

While the FPGA powers down, the external circuit continues to drive input pins.

As the FPGA  $V_{CC}$  and  $V_{CClOx}$  voltages drop, the GPIO input pins allow external devices to drive reverse current into the FPGA via the on-CLAMPs, and this current appears at the  $V_{CClOx}$  pins, which are connected to  $V_{CC}$ , keeping the  $V_{CC}$  voltage high enough for the input CLAMPs to remain active.

Other devices, besides the FPGA, can be connected to the  $V_{CC}$  rail, with each device drawing current from the FPGA. As a result, the FPGA can pass enough reverse current to cause internal burnouts or failures to occur quickly or gradually, depending on the overcurrent of each pin and the number of pins involved.




Figure 14.1. Potential Current Path for Powered Down FPGA with Driven Input

### 14.2. Workarounds

#### Workaround 1

Turn off any external devices connected to the FPGA that are operating ≥ 2.5 V at the same time as the FPGA.

#### Workaround 2

Configure software to keep GPIO CLAMPS OFF in the bitstream when CLAMPS are not required.

#### Workaround 3

- Ensure that external circuits do not exceed the datasheet I/O pad current limits for banks operating at  $\geq$  2.5 V.
- In each bank, the current should not exceed n × 8 mA. Where **n** represents the number of I/O pads in between two consecutive power pins . Please see below scenarios.
  - $V_{CCIO} I/O_1 I/O_2 I/O_x V_{CCIO}$
  - GND I/O<sub>1</sub> I/O<sub>2</sub> I/O<sub>x</sub> GND
  - $V_{CCIO} I/O_1 I/O_2 I/O_x GND$

The I/O groupings can be found in the pin tables generated by the Lattice Diamond software.



Example: Limit the pin current by connecting a series resistor to an FPGA GPIO input.


Most non-high-speed designs work well with a 200  $\Omega$  to 1 k $\Omega$  series resistor.

$$Math: R \times C \times 2 Tau = Trise / Tfall$$

 $200~\Omega$  series resistor at GPIO input  $\times~10~pF$  etch and pin capacitance  $\times~2~Tau~=~4ns~Trise~/~Tfall$ 

#### Workaround 4

• For V<sub>CCIO</sub>, use a separate voltage regulator with a diode (D1) connecting the voltage source to the input.





26

## 15. Layout Recommendations

A good design from a schematic should also reflect a good layout for the system design to work without any issues with noise or power distribution. Below are some of the recommended layouts in general.

- 1. All power should come from power planes. This is to ensure good power delivery and thermal stability.
- 2. Each power pin has its own decoupling capacitor, typically 100 nF, that should be placed as close as possible to each other.
- 3. The placement of analog circuits must be away from digital circuits or high switching components.
- 4. High-speed signals should have a clearance of five times the trace width of other signals.
- 5. High-speed signals that transition from one layer to another should have a corresponding transition ground if both reference planes are grounded. If the reference on the other layer is a  $V_{CC}$  plane, then a stitching capacitor should be used (ground to  $V_{CC}$ ).




Figure 15.1. Ground Vias Implementation




Figure 15.2. Stitching Vias Implementation

- 6. High-speed signals have a corresponding impedance requirement; calculate the necessary trace width and trace gap (differential gap) according to the desired stack-up. Verify trace dimensions with the PCB vendor.
- 7. For differential pairs, be sure to match the length as closely as possible. A good rule of thumb is to match up to ±5mils.

For further information on layout recommendations, refer to:

- PCB Layout Recommendations for BGA Packages (FPGA-TN-02024)
- PCB Layout Recommendations for Leaded Packages (FPGA-TN-02160)



# 16. Checklist

### **Table 16.1. Hardware Checklist**

| 1.1 Core Supply Vcc at 1.2 V 1.2 Core Supply Vcc at 2.5 V or 3.3 V 1.3 I/O power supply Vcc oc 3.5 V or 3.3 V 1.4 Power Estimation 1.5 Follow the recommended power filtering groups and components in Table 3.1. Recommended Power Filtering Groups and Components. 1.6 All ground pins need to be connected to the board's ground plane. 1.7 Bank I/O supplies. 1.8 Connect the unused Vccox to a power rail. Do not leave it open. 1.9 All configurations of Vcco (Banks 0,2), when used with the configuration interfaces (example: SPI Flash Memory Devices), need to match the voltage specifications. 2 Configuration 2.1 Configuration 2.1 Configuration options 2.2 Pull-up on PROGRAMN, INITN, and DONE per Section 6 Configuration Considerations. 2.3 Pull-up on SPI mode pins, per Section 6 Configuration Considerations. 2.4 Pull-up on IZC mode pins, per Section 6 Configuration Considerations. 2.5 JTAG default logic levels 2.6 PROGRAMN high-to-low transition time period is larger than the Vcc (min) to INITN rising edge time period. 2.7 The Controller SPI (MSPI) voltage should match Vcco2 voltage. 3 IZC Filter 3.1 RC filter for IZC bus, per Table 6.1 Default State of the sysCONFIG Pins 1. 4 I/O pin assignment 4.1 True LVDS pin assignment considerations 4.2 PCI clamp requirement considerations 4.3 High-speed differential interfaces (such as MIPI), when received by the FPGA, must route their differential clock pair into a pair of inputs that support differential clocking, labeled PCLKTx, Y (strue) and PCLKCx, Y (complement). 5 Issue: GPIO Input(s) Prevents Powering Down the FPGA 5.1 GPIO input current leakage pathway 5 Workarounds to prevent current leakage pathway 6 Layout Recommendations                              |     | MachXO3L Hardware Checklist Item  | ОК | N/A |
|---|-----|---|----|-----|
| 1.2 Core Supply V <sub>Cc</sub> at 2.5 V or 3.3 V  1.3 I/O power supply V <sub>Cco</sub> 0.5 at 1.2 V to 3.3 V  1.4 Power Estimation  1.5 Follow the recommended power filtering groups and components in Table 3.1. Recommended Power Filtering Groups and Components.  1.6 All ground pins need to be connected to the board's ground plane.  1.7 Bank I/O supplies.  1.8 Connect the unused V <sub>Ccox</sub> to a power rail. Do not leave it open.  1.9 All configurations of V <sub>Cco</sub> (Banks 0,2), when used with the configuration interfaces (example: SPI Flash Memory Devices), need to match the voltage specifications.  2 Configuration  2.1 Configuration options  2.2 Pull-up on PROGRAMM, INITN, and DONE per Section 6 Configuration Considerations.  2.3 Pull-up on SPI mode pins, per Section 6 Configuration Considerations.  2.4 Pull-up on I2C mode pins, per Section 6 Configuration Considerations.  2.5 JTAG default logic levels  2.6 PROGRAMN high-to-low transition time period is larger than the V <sub>CC</sub> (min) to INITN rising edge time period.  2.7 The Controller SPI (MSPI) voltage should match V <sub>Cco2</sub> voltage.  3 12C Filter  3.1 RC filter for I2C bus, per Table 6.1 Default State of the sysCONFIG Pins1.  4 I/O pin assignment  4.1 True LVDS pin assignment considerations  4.2 PCI clamp requirement considerations  4.3 High-speed differential interfaces (such as MIPI), when received by the FPGA, must route their differential clock pair into a pair of inputs that support differential clocking, labeled PCLKTx_y (+true) and PCLKCx_y (-complement).  5 Issue: GPIO Input(S) Prevents Powering Down the FPGA  5.1 GPIO input current leakage pathway  5.2 Workarounds to prevent current leakage pathway | 1   | Power Supply  |    |     |
| 1.3 I/O power supply V <sub>CCO</sub> 0-5 at 1.2 V to 3.3 V  1.4 Power Estimation  1.5 Follow the recommended power filtering groups and components in Table 3.1. Recommended Power Filtering Groups and Components.  1.6 All ground pins need to be connected to the board's ground plane.  1.7 Bank I/O supplies.  1.8 Connect the unused V <sub>CCOX</sub> to a power rail. Do not leave it open.  1.9 All configurations of V <sub>CCO</sub> (Banks 0,2), when used with the configuration interfaces (example: SPI Flash Memory Devices), need to match the voltage specifications.  2 Configuration  2.1 Configuration options  2.2 Pull-up on PROGRAMN, INITN, and DONE per Section 6 Configuration Considerations.  2.3 Pull-up on SPI mode pins, per Section 6 Configuration Considerations.  2.4 Pull-up on I2C mode pins, per Section 6 Configuration Considerations.  2.5 JTAG default logic levels  2.6 PROGRAMN high-to-low transition time period is larger than the V <sub>CC</sub> (min) to INITN rising edge time period.  2.7 The Controller SPI (MSPI) voltage should match V <sub>CCO2</sub> voltage.  3 12C Filter  3.1 RC filter for I2C bus, per Table 6.1. Default State of the sysCONFIG Pins1.  4 J/O pin assignment  4.1 True LVDS pin assignment considerations  4.2 PCI clamp requirement considerations  4.3 High-speed differential interfaces (such as MIPI), when received by the FPGA, must route their differential clock pair into a pair of inputs that support differential clocking, labeled PCLKTx, y (+true) and PCLKCx y (-complement).  5 Issue: GPIO Input(s) Prevents Powering Down the FPGA  5.1 GPIO input current leakage pathway  5.2 Workarounds to prevent current leakage pathway  | 1.1 | Core Supply V <sub>CC</sub> at 1.2 V  |    |     |
| 1.4 Power Estimation 1.5 Follow the recommended power filtering groups and components in Table 3.1. Recommended Power Filtering Groups and Components. 1.6 All ground pins need to be connected to the board's ground plane. 1.7 Bank I/O supplies. 1.8 Connect the unused V <sub>CCOX</sub> to a power rail. Do not leave it open. 1.9 All configurations of V <sub>CCO</sub> (Banks 0,2), when used with the configuration interfaces (example: SPI Flash Memory Devices), need to match the voltage specifications.  2 Configuration 2.1 Configuration options 2.2 Pull-up on PROGRAMN, INITN, and DONE per Section 6 Configuration Considerations. 2.3 Pull-up on SPI mode pins, per Section 6 Configuration Considerations. 2.4 Pull-up on I2C mode pins, per Section 6 Configuration Considerations. 2.5 JTAG default logic levels 2.6 PROGRAMN high-to-low transition time period is larger than the V <sub>CC</sub> (min) to INITN rising edge time period. 2.7 The Controller SPI (MSPI) voltage should match V <sub>CCO2</sub> voltage. 3 I2C Filter 3.1 RC filter for I2C bus, per Table 6.1. Default State of the sysCONFIG Pins1. 4. I/O pin assignment 4.1 True LVDS pin assignment considerations 4.2 PCI clamp requirement considerations 4.3 High-speed differential interfaces (such as MIPI), when received by the FPGA, must route their differential clock pair into a pair of inputs that support differential clocking, labeled PCLKTx_y (+true) and PCLKCx_y (-complement). 5 Issue: GPIO Input(s) Prevents Powering Down the FPGA 5.1 GPIO input current leakage pathway 5.2 Workarounds to prevent current leakage pathway  | 1.2 | Core Supply V <sub>CC</sub> at 2.5 V or 3.3 V   |    |     |
| 1.5 Follow the recommended power filtering groups and components in Table 3.1. Recommended Power Filtering Groups and Components.  1.6 All ground pins need to be connected to the board's ground plane.  1.7 Bank I/O supplies.  1.8 Connect the unused V <sub>CCOX</sub> to a power rail. Do not leave it open.  1.9 All configurations of V <sub>CCO</sub> (Banks 0,2), when used with the configuration interfaces (example: SPI Flash Memory Devices), need to match the voltage specifications.  2 Configuration  2.1 Configuration options  2.2 Pull-up on PROGRAMN, INITN, and DONE per Section 6 Configuration Considerations.  2.3 Pull-up on SPI mode pins, per Section 6 Configuration Considerations.  2.4 Pull-up on 12C mode pins, per Section 6 Configuration Considerations.  2.5 JTAG default logic levels  2.6 PROGRAMN high-to-low transition time period is larger than the V <sub>CC</sub> (min) to INITN rising edge time period.  2.7 The Controller SPI (MSPI) voltage should match V <sub>CCIO2</sub> voltage.  3 12C Filter  3.1 RC filter for I2C bus, per Table 6.1. Default State of the sysCONFIG Pins1.  4 1/O pin assignment  4.1 True LVDS pin assignment considerations  4.2 PCI clamp requirement considerations  4.3 High-speed differential interfaces (such as MIPI), when received by the FPGA, must route their differential clock pair into a pair of inputs that support differential clocking, labeled PCLKTx_y (+true) and PCLKCx_y (-complement).  5 Issue: GPIO Input(s) Prevents Powering Down the FPGA  5.1 GPIO input current leakage pathway  5.2 Workarounds to prevent current leakage pathway   | 1.3 | I/O power supply V <sub>CCIO</sub> 0-5 at 1.2 V to 3.3 V  |    |     |
| Recommended Power Filtering Groups and Components.  1.6 All ground pins need to be connected to the board's ground plane.  1.7 Bank I/O supplies.  1.8 Connect the unused V <sub>CCOX</sub> to a power rail. Do not leave it open.  1.9 All configurations of V <sub>CCO</sub> (Banks 0,2), when used with the configuration interfaces (example: SPI Flash Memory Devices), need to match the voltage specifications.  2 Configuration  2.1 Configuration options  2.2 Pull-up on PROGRAMN, INITN, and DONE per Section 6 Configuration Considerations.  2.3 Pull-up on SPI mode pins, per Section 6 Configuration Considerations.  2.4 Pull-up on I2C mode pins, per Section 6 Configuration Considerations.  2.5 JTAG default logic levels  2.6 PROGRAMN high-to-low transition time period is larger than the V <sub>CC</sub> (min) to INITN rising edge time period.  2.7 The Controller SPI (MSPI) voltage should match V <sub>CCO2</sub> voltage.  3 I2C Filter  3.1 RC filter for I2C bus, per Table 6.1. Default State of the sysCONFIG Pins1.  4 I/O pin assignment  4.1 True LVDS pin assignment considerations  4.2 PCI clamp requirement considerations  4.3 High-speed differential interfaces (such as MIPI), when received by the FPGA, must route their differential clock pair into a pair of inputs that support differential clocking, labeled PCLKTx_y (+true) and PCLKCx_y (-complement).  5 Issue: GPIO Input(s) Prevents Powering Down the FPGA  5.1 GPIO input current leakage pathway  5.2 Workarounds to prevent current leakage pathway   | 1.4 | Power Estimation  |    |     |
| 1.7 Bank I/O supplies.  1.8 Connect the unused V <sub>CCIOX</sub> to a power rail. Do not leave it open.  1.9 All configurations of V <sub>CCIO</sub> (Banks 0,2), when used with the configuration interfaces (example: SPI Flash Memory Devices), need to match the voltage specifications.  2 Configuration  2.1 Configuration options  2.2 Pull-up on PROGRAMN, INITN, and DONE per Section 6 Configuration Considerations.  2.3 Pull-up on SPI mode pins, per Section 6 Configuration Considerations.  2.4 Pull-up on I2C mode pins, per Section 6 Configuration Considerations.  2.5 JTAG default logic levels  2.6 PROGRAMN high-to-low transition time period is larger than the V <sub>CC</sub> (min) to INITN rising edge time period.  2.7 The Controller SPI (MSPI) voltage should match V <sub>CCIO2</sub> voltage.  3 12C Filter  3.1 RC filter for I2C bus, per Table 6.1. Default State of the sysCONFIG Pins1.  4 I/O pin assignment  4.1 True LVDS pin assignment considerations  4.2 PCI clamp requirement considerations  4.3 High-speed differential interfaces (such as MIPI), when received by the FPGA, must route their differential clock pair into a pair of inputs that support differential clocking, labeled PCLKTx, V (+true) and PCLKCx, V (-complement).  4.4 For single-ended I/Os, use only PCLKT pins as primary CLK pads.  5 Issue: GPIO Input(s) Prevents Powering Down the FPGA  5.1 GPIO input current leakage pathway  5.2 Workarounds to prevent current leakage pathway  | 1.5 |   |    |     |
| 1.8 Connect the unused V <sub>CCIOX</sub> to a power rail. Do not leave it open.  1.9 All configurations of V <sub>CCIO</sub> (Banks 0,2), when used with the configuration interfaces (example: SPI Flash Memory Devices), need to match the voltage specifications.  2 Configuration  2.1 Configuration options  2.2 Pull-up on PROGRAMN, INITN, and DONE per Section 6 Configuration Considerations.  2.3 Pull-up on SPI mode pins, per Section 6 Configuration Considerations.  2.4 Pull-up on I2C mode pins, per Section 6 Configuration Considerations.  2.5 JTAG default logic levels  2.6 PROGRAMN high-to-low transition time period is larger than the V <sub>CC</sub> (min) to INITN rising edge time period.  2.7 The Controller SPI (MSPI) voltage should match V <sub>CCIO2</sub> voltage.  3 I2C Filter  3.1 RC filter for I2C bus, per Table 6.1. Default State of the sysCONFIG Pins1.  4 I/O pin assignment  4.1 True LVDS pin assignment considerations  4.2 PCI clamp requirement considerations  4.3 High-speed differential interfaces (such as MIPI), when received by the FPGA, must route their differential clock pair into a pair of inputs that support differential clocking, labeled PCLKTx_y (+true) and PCLKCx_y (-complement).  5 Issue: GPIO Input(s) Prevents Powering Down the FPGA  5.1 GPIO input current leakage pathway  5.2 Workarounds to prevent current leakage pathway   | 1.6 | All ground pins need to be connected to the board's ground plane.                               |    |     |
| 1.9 All configurations of Vccio (Banks 0,2), when used with the configuration interfaces (example: SPI Flash Memory Devices), need to match the voltage specifications.  2 Configuration  2.1 Configuration options  2.2 Pull-up on PRGGRAMN, INITN, and DONE per Section 6 Configuration Considerations.  2.3 Pull-up on SPI mode pins, per Section 6 Configuration Considerations.  2.4 Pull-up on 12C mode pins, per Section 6 Configuration Considerations.  2.5 JTAG default logic levels  2.6 PROGRAMN high-to-low transition time period is larger than the Vcc (min) to INITN rising edge time period.  2.7 The Controller SPI (MSPI) voltage should match Vccio2 voltage.  3 I2C Filter  3.1 RC filter for I2C bus, per Table 6.1. Default State of the sysCONFIG Pins1.  4 I/O pin assignment  4.1 True LVDS pin assignment considerations  4.2 PCI clamp requirement considerations  4.3 High-speed differential interfaces (such as MIPI), when received by the FPGA, must route their differential clock pair into a pair of inputs that support differential clocking, labeled PCLKTx_y (+true) and PCLKCx_y (-complement).  5 Issue: GPIO Input(s) Prevents Powering Down the FPGA  5.1 GPIO input current leakage pathway  5.2 Workarounds to prevent current leakage pathway   | 1.7 | Bank I/O supplies.  |    |     |
| (example: SPI Flash Memory Devices), need to match the voltage specifications.  2 Configuration  2.1 Configuration options  2.2 Pull-up on PROGRAMN, INITN, and DONE per Section 6 Configuration Considerations.  2.3 Pull-up on SPI mode pins, per Section 6 Configuration Considerations.  2.4 Pull-up on 12C mode pins, per Section 6 Configuration Considerations.  2.5 JTAG default logic levels  2.6 PROGRAMN high-to-low transition time period is larger than the V <sub>CC</sub> (min) to INITN rising edge time period.  2.7 The Controller SPI (MSPI) voltage should match V <sub>CCIO2</sub> voltage.  3 I2C Filter  3.1 RC filter for 12C bus, per Table 6.1. Default State of the sysCONFIG Pins1.  4 I/O pin assignment  4.1 True LVDS pin assignment considerations  4.2 PCI clamp requirement considerations  4.3 High-speed differential interfaces (such as MIPI), when received by the FPGA, must route their differential clock pair into a pair of inputs that support differential clocking, labeled PCLKTx_y (+true) and PCLKCx_y (-complement).  4.4 For single-ended I/Os, use only PCLKT pins as primary CLK pads.  5 Issue: GPIO Input(s) Prevents Powering Down the FPGA  5.1 GPIO input current leakage pathway  5.2 Workarounds to prevent current leakage pathway   | 1.8 | Connect the unused V <sub>CCIOX</sub> to a power rail. Do not leave it open.                    |    |     |
| 2.1 Configuration options  2.2 Pull-up on PROGRAMN, INITN, and DONE per Section 6 Configuration Considerations.  2.3 Pull-up on SPI mode pins, per Section 6 Configuration Considerations.  2.4 Pull-up on 12C mode pins, per Section 6 Configuration Considerations.  2.5 JTAG default logic levels  2.6 PROGRAMN high-to-low transition time period is larger than the V <sub>CC</sub> (min) to INITN rising edge time period.  2.7 The Controller SPI (MSPI) voltage should match V <sub>CCIO2</sub> voltage.  3 I2C Filter  3.1 RC filter for I2C bus, per Table 6.1. Default State of the sysCONFIG Pins1.  4 I/O pin assignment  4.1 True LVDS pin assignment considerations  4.2 PCI clamp requirement considerations  4.3 High-speed differential interfaces (such as MIPI), when received by the FPGA, must route their differential clock pair into a pair of inputs that support differential clocking, labeled PCLKTx_y (+true) and PCLKCx_y (-complement).  4.4 For single-ended I/Os, use only PCLKT pins as primary CLK pads.  5 Issue: GPIO Input (s) Prevents Powering Down the FPGA  5.1 GPIO input current leakage pathway  5.2 Workarounds to prevent current leakage pathway   | 1.9 | · · · · · ·   |    |     |
| 2.2 Pull-up on PROGRAMN, INITN, and DONE per Section 6 Configuration Considerations.  2.3 Pull-up on SPI mode pins, per Section 6 Configuration Considerations.  2.4 Pull-up on I2C mode pins, per Section 6 Configuration Considerations.  2.5 JTAG default logic levels  2.6 PROGRAMN high-to-low transition time period is larger than the V <sub>CC</sub> (min) to INITN rising edge time period.  2.7 The Controller SPI (MSPI) voltage should match V <sub>CCIO2</sub> voltage.  3 I2C Filter  3.1 RC filter for I2C bus, per Table 6.1. Default State of the sysCONFIG Pins1.  4 I/O pin assignment  4.1 True LVDS pin assignment considerations  4.2 PCI clamp requirement considerations  4.3 High-speed differential interfaces (such as MIPI), when received by the FPGA, must route their differential clock pair into a pair of inputs that support differential clocking, labeled PCLKTx_y (+true) and PCLKCx_y (-complement).  4.4 For single-ended I/Os, use only PCLKT pins as primary CLK pads.  5 Issue: GPIO Input(s) Prevents Powering Down the FPGA  5.1 GPIO input current leakage pathway  5.2 Workarounds to prevent current leakage pathway   | 2   | Configuration   |    |     |
| 2.3 Pull-up on SPI mode pins, per Section 6 Configuration Considerations.  2.4 Pull-up on I2C mode pins, per Section 6 Configuration Considerations.  2.5 JTAG default logic levels  2.6 PROGRAMN high-to-low transition time period is larger than the V <sub>CC</sub> (min) to INITN rising edge time period.  2.7 The Controller SPI (MSPI) voltage should match V <sub>CCIO2</sub> voltage.  3 I2C Filter  3.1 RC filter for I2C bus, per Table 6.1. Default State of the sysCONFIG Pins1.  4 I/O pin assignment  4.1 True LVDS pin assignment considerations  4.2 PCI clamp requirement considerations  4.3 High-speed differential interfaces (such as MIPI), when received by the FPGA, must route their differential clock pair into a pair of inputs that support differential clocking, labeled PCLKTx_y (+true) and PCLKCx_y (-complement).  4.4 For single-ended I/Os, use only PCLKT pins as primary CLK pads.  5 Issue: GPIO Input(s) Prevents Powering Down the FPGA  5.1 GPIO input current leakage pathway  5.2 Workarounds to prevent current leakage pathway   | 2.1 | Configuration options   |    |     |
| 2.4 Pull-up on I2C mode pins, per Section 6 Configuration Considerations.  2.5 JTAG default logic levels  2.6 PROGRAMN high-to-low transition time period is larger than the V <sub>CC</sub> (min) to INITN rising edge time period.  2.7 The Controller SPI (MSPI) voltage should match V <sub>CCIO2</sub> voltage.  3 I2C Filter  3.1 RC filter for I2C bus, per Table 6.1. Default State of the sysCONFIG Pins1.  4 I/O pin assignment  4.1 True LVDS pin assignment considerations  4.2 PCI clamp requirement considerations  4.3 High-speed differential interfaces (such as MIPI), when received by the FPGA, must route their differential clock pair into a pair of inputs that support differential clocking, labeled PCLKTx_y (+true) and PCLKCx_y (-complement).  4.4 For single-ended I/Os, use only PCLKT pins as primary CLK pads.  5 Issue: GPIO Input(s) Prevents Powering Down the FPGA  5.1 GPIO input current leakage pathway  5.2 Workarounds to prevent current leakage pathway  | 2.2 | Pull-up on PROGRAMN, INITN, and DONE per Section 6 Configuration Considerations.                |    |     |
| 2.5 JTAG default logic levels  2.6 PROGRAMN high-to-low transition time period is larger than the V <sub>CC</sub> (min) to INITN rising edge time period.  2.7 The Controller SPI (MSPI) voltage should match V <sub>CCIO2</sub> voltage.  3 I2C Filter  3.1 RC filter for I2C bus, per Table 6.1. Default State of the sysCONFIG Pins1.  4 I/O pin assignment  4.1 True LVDS pin assignment considerations  4.2 PCI clamp requirement considerations  4.3 High-speed differential interfaces (such as MIPI), when received by the FPGA, must route their differential clock pair into a pair of inputs that support differential clocking, labeled PCLKTx_y (+true) and PCLKCx_y (-complement).  4.4 For single-ended I/Os, use only PCLKT pins as primary CLK pads.  5 Issue: GPIO Input(s) Prevents Powering Down the FPGA  5.1 GPIO input current leakage pathway  5.2 Workarounds to prevent current leakage pathway   | 2.3 | Pull-up on SPI mode pins, per Section 6 Configuration Considerations.                           |    |     |
| 2.6 PROGRAMN high-to-low transition time period is larger than the V <sub>CC</sub> (min) to INITN rising edge time period.  2.7 The Controller SPI (MSPI) voltage should match V <sub>CCIO2</sub> voltage.  3 I2C Filter  3.1 RC filter for I2C bus, per Table 6.1. Default State of the sysCONFIG Pins1.  4 I/O pin assignment  4.1 True LVDS pin assignment considerations  4.2 PCI clamp requirement considerations  4.3 High-speed differential interfaces (such as MIPI), when received by the FPGA, must route their differential clock pair into a pair of inputs that support differential clocking, labeled PCLKTx_y (+true) and PCLKCx_y (-complement).  4.4 For single-ended I/Os, use only PCLKT pins as primary CLK pads.  5 Issue: GPIO Input(s) Prevents Powering Down the FPGA  5.1 GPIO input current leakage pathway  5.2 Workarounds to prevent current leakage pathway  | 2.4 | Pull-up on I2C mode pins, per Section 6 Configuration Considerations.                           |    |     |
| edge time period.  2.7 The Controller SPI (MSPI) voltage should match V <sub>CCIO2</sub> voltage.  3 I2C Filter  3.1 RC filter for I2C bus, per Table 6.1. Default State of the sysCONFIG Pins1.  4 I/O pin assignment  4.1 True LVDS pin assignment considerations  4.2 PCI clamp requirement considerations  4.3 High-speed differential interfaces (such as MIPI), when received by the FPGA, must route their differential clock pair into a pair of inputs that support differential clocking, labeled PCLKTx_y (+true) and PCLKCx_y (-complement).  4.4 For single-ended I/Os, use only PCLKT pins as primary CLK pads.  5 Issue: GPIO Input(s) Prevents Powering Down the FPGA  5.1 GPIO input current leakage pathway  5.2 Workarounds to prevent current leakage pathway   | 2.5 | JTAG default logic levels   |    |     |
| 3.1 RC filter for I2C bus, per Table 6.1. Default State of the sysCONFIG Pins1.  4 I/O pin assignment  4.1 True LVDS pin assignment considerations  4.2 PCI clamp requirement considerations  4.3 High-speed differential interfaces (such as MIPI), when received by the FPGA, must route their differential clock pair into a pair of inputs that support differential clocking, labeled PCLKTx_y (+true) and PCLKCx_y (-complement).  4.4 For single-ended I/Os, use only PCLKT pins as primary CLK pads.  5 Issue: GPIO Input(s) Prevents Powering Down the FPGA  5.1 GPIO input current leakage pathway  5.2 Workarounds to prevent current leakage pathway  | 2.6 | , , ,   |    |     |
| 3.1 RC filter for I2C bus, per Table 6.1. Default State of the sysCONFIG Pins1.  4 I/O pin assignment  4.1 True LVDS pin assignment considerations  4.2 PCI clamp requirement considerations  4.3 High-speed differential interfaces (such as MIPI), when received by the FPGA, must route their differential clock pair into a pair of inputs that support differential clocking, labeled PCLKTx_y (+true) and PCLKCx_y (-complement).  4.4 For single-ended I/Os, use only PCLKT pins as primary CLK pads.  5 Issue: GPIO Input(s) Prevents Powering Down the FPGA  5.1 GPIO input current leakage pathway  5.2 Workarounds to prevent current leakage pathway  | 2.7 | The Controller SPI (MSPI) voltage should match V <sub>CCIO2</sub> voltage.                      |    |     |
| 4.1 True LVDS pin assignment considerations 4.2 PCI clamp requirement considerations 4.3 High-speed differential interfaces (such as MIPI), when received by the FPGA, must route their differential clock pair into a pair of inputs that support differential clocking, labeled PCLKTx_y (+true) and PCLKCx_y (-complement). 4.4 For single-ended I/Os, use only PCLKT pins as primary CLK pads. 5 Issue: GPIO Input(s) Prevents Powering Down the FPGA 5.1 GPIO input current leakage pathway 5.2 Workarounds to prevent current leakage pathway   | 3   | I2C Filter  |    |     |
| 4.1 True LVDS pin assignment considerations 4.2 PCI clamp requirement considerations 4.3 High-speed differential interfaces (such as MIPI), when received by the FPGA, must route their differential clock pair into a pair of inputs that support differential clocking, labeled PCLKTx_y (+true) and PCLKCx_y (-complement).  4.4 For single-ended I/Os, use only PCLKT pins as primary CLK pads.  5 Issue: GPIO Input(s) Prevents Powering Down the FPGA  5.1 GPIO input current leakage pathway  5.2 Workarounds to prevent current leakage pathway   | 3.1 | RC filter for I2C bus, per Table 6.1. Default State of the sysCONFIG Pins1.                     |    |     |
| 4.2 PCI clamp requirement considerations  4.3 High-speed differential interfaces (such as MIPI), when received by the FPGA, must route their differential clock pair into a pair of inputs that support differential clocking, labeled PCLKTx_y (+true) and PCLKCx_y (-complement).  4.4 For single-ended I/Os, use only PCLKT pins as primary CLK pads.  5 Issue: GPIO Input(s) Prevents Powering Down the FPGA  5.1 GPIO input current leakage pathway  5.2 Workarounds to prevent current leakage pathway  | 4   | I/O pin assignment  |    |     |
| 4.3 High-speed differential interfaces (such as MIPI), when received by the FPGA, must route their differential clock pair into a pair of inputs that support differential clocking, labeled PCLKTx_y (+true) and PCLKCx_y (-complement).  4.4 For single-ended I/Os, use only PCLKT pins as primary CLK pads.  5 Issue: GPIO Input(s) Prevents Powering Down the FPGA  5.1 GPIO input current leakage pathway  5.2 Workarounds to prevent current leakage pathway  | 4.1 | True LVDS pin assignment considerations   |    |     |
| their differential clock pair into a pair of inputs that support differential clocking, labeled PCLKTx_y (+true) and PCLKCx_y (-complement).  4.4 For single-ended I/Os, use only PCLKT pins as primary CLK pads.  5 Issue: GPIO Input(s) Prevents Powering Down the FPGA  5.1 GPIO input current leakage pathway  5.2 Workarounds to prevent current leakage pathway   | 4.2 | PCI clamp requirement considerations  |    |     |
| 5 Issue: GPIO Input(s) Prevents Powering Down the FPGA 5.1 GPIO input current leakage pathway 5.2 Workarounds to prevent current leakage pathway  | 4.3 | their differential clock pair into a pair of inputs that support differential clocking, labeled |    |     |
| 5.1 GPIO input current leakage pathway 5.2 Workarounds to prevent current leakage pathway   | 4.4 | For single-ended I/Os, use only PCLKT pins as primary CLK pads.                                 |    |     |
| 5.2 Workarounds to prevent current leakage pathway  | 5   | Issue: GPIO Input(s) Prevents Powering Down the FPGA  |    |     |
|   | 5.1 | GPIO input current leakage pathway  |    |     |
| 6 Layout Recommendations  | 5.2 | Workarounds to prevent current leakage pathway  |    |     |
|   | 6   | Layout Recommendations  |    |     |



### References

- MachXO3 web page
- MachXO3 Family Data Sheet (FPGA-DS-02032)
- MachXO3 Programming and Configuration Usage Guide (FPGA-TN-02055)
- MachXO3 sysIO Usage Guide (FPGA-TN-02056)
- Implementing High-Speed Interfaces with MachXO3 Devices (FPGA-TN-02057)
- Using Hardened Control Functions in MachXO3 Devices (FPGA-TN-02063)
- Power Decoupling and Bypass Filtering for Programmable Devices (FPGA-TN-02083)
- Power and Thermal Estimation and Management for MachXO3 Devices (FPGA-TN-02059)
- PCB Layout Recommendations for BGA Packages (FPGA-TN-02024)
- PCB Layout Recommendations for Leaded Packages (FPGA-TN-02160)
- Lattice Diamond FPGA design software
- Lattice Diamond Programmer and Deployment Tool
- Lattice Insights for Lattice Semiconductor training courses and learning plans



# **Technical Support Assistance**

Submit a technical support case through www.latticesemi.com/techsupport. For frequently asked questions, refer to the Lattice Answer Database at https://www.latticesemi.com/Support/AnswerDatabase.



30

# **Revision History**

### Revision 1.7, September 2025

| Section                | Change Summary   |  |
|------------------------|--|--|
| All                    | Minor editorial fixes  |  |
| Introduction           | Added, Hardware checklists are developed after evaluation boards and incorporate optimized designs that improve upon the circuitry of the evaluation boards. If you copy circuits from evaluation boards, ensure to optimize your designs according to the hardware checklists, after the first paragraph of this section.   |  |
| Clock Inputs           | Added note, For single-ended I/Os, use only PCLKT pins as primary CLK pads.  |  |
| Layout Recommendations | Replaced Figure 15.1. PCB Layout Recommendation with Figure 15.1. and Figure 15.2.   |  |
| Checklist              | <ul> <li>Updated item 4.3 to High-speed differential interfaces (such as MIPI), when received by the FPGA, must route their differential clock pair into a pair of inputs that support differential clocking, labeled PCLKTx_y (+true) and PCLKCx_y (-complement).</li> <li>Added item 4.4, For single-ended I/Os, use only PCLKT pins as primary CLK pads.</li> </ul> |  |

### Revision 1.6, May 2025

| Section   | Change Summary   |  |
|---|--|--|
| Issue: GPIO Input(s) Prevents<br>Powering Down the FPGA | <ul> <li>Removed the word datasheet from the statement, The I/O groupings can be found in<br/>the pin tables generated by the Lattice Diamond software under the Workarounds<br/>section.</li> </ul> |  |
|   | • Updated <i>Trsie</i> to <i>Trise</i> under the Workarounds section.  |  |

#### Revision 1.5, November 2024

| Section  | Change Summary  |
|--|---|
| Abbreviations in the Document                            | Changed Acronyms to Abbreviations.  |
| Configuration Considerations                             | <ul> <li>Updated Table 6.1. Default State of the sysCONFIG Pins<sup>1</sup>.</li> <li>Updated the pin direction of the MCLK/CCLK.</li> <li>Added table note 2 - The series resistor value depends on the PCB design. The range is from 22 Ω to 80 Ω.</li> <li>Fixed the 100 Ω series/100 pF to GND typo error of the SDA pin.</li> <li>Added a 22 Ω series resistor in the MCLK/CCLK of Figure 6.4. Typical Connections for Programming External Flash via JTAG.</li> </ul> |
| Issue: GPIO Inputs(s) Prevents<br>Powering Down the FPGA | Reworked section contents.  |
| Checklist  | <ul> <li>Updated item 5.1 to GPIO input current leakage pathway.</li> <li>Updated item 5.2 to Workarounds to prevent current leakage pathway.</li> </ul>  |

### Revision 1.4, March 2024

| Section                | Change Summary   |
|------------------------|--|
| All                    | Minor editorial fixes.   |
|                        | Changed the term <i>Master</i> to <i>Controller</i> .                      |
|                        | Changed the term <i>Slave</i> to <i>Target</i> .                           |
| Disclaimers            | Updated this section.  |
| Inclusive language     | Added this section.  |
| Power Supply           | Added Subsection 2.1 Power Noise and Subsection 2.2 Power Source.          |
| Power Supply Filtering | Changed the section title from Power Estimation to Power Supply Filtering. |
|                        | Reworked section contents.   |
| Power Sequencing       | Added this section   |

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.

FPGA-TN-02061-1.7



| Section   | Change Summary   |
|---|--|
| Configuration Consideration                             | Moved this section to Section 6.   |
|   | Added table note 1 in Table 6.1. Default State of the sysCONFIG Pins1.   |
|   | <ul> <li>Updated the <i>Pin Directions</i> of the following pins in Table 6.1. Default State of the<br/>sysCONFIG Pins1.</li> </ul>  |
|   | • INITN pin - I/O with weak pull-up, external pull-up to V <sub>CCIOO</sub> .  |
|   | • SCL pin – Bidirectional open drain, external pull-up, noise filter (200 $\Omega$ series/100 pF to GND).  |
|   | • SDA pin – Bidirectional open drain, external pull-up, noise filter (100 $\Omega$ series/100 pF to GND).  |
|   | <ul> <li>Added Figure 6.1. Typical Connections for Programming SRAM or Internal Flash via JTAG, Figure 6.2. Typical Connections for Programming SRAM or Internal Flash via SSPI, Figure 6.3. Typical Connections for Programming SRAM or Internal Flash via I2C, and Figure 6.4. Typical Connections for Programming External Flash via JTAG.</li> </ul> |
| Controller SPI (MSPI)                                   | Moved this section to Section 7.   |
|   | Updated the section name to Controller SPI (MSPI).   |
|   | Reworked section contents.   |
| Back Leakage Considerations                             | Removed this section.  |
| sysI/O  | Added this section.  |
| Clock Inputs  | Added this section.  |
| Issue: GPIO Input(s) Prevents<br>Powering Down the FPGA | Added this section.  |
| Layout Recommendations                                  | Added this section.  |
| Checklist   | Reworked section contents.   |
| References  | Added this section.  |
| Tech Support Assistance                                 | Added reference to the Lattice Answer Database on the Lattice website.   |

### Revision 1.3, March 2020

| Section                     | Change Summary  |
|-----------------------------|---|
| All                         | Changed document number from TN1291 to FPGA-TN-02061. |
|                             | Updated document template.                            |
| Disclaimers                 | Added this section.                                   |
| Back Leakage Considerations | Added this section.                                   |

### Revision 1.2, March 2016

| Section                      | Change Summary               |
|------------------------------|------------------------------|
| Master SPI                   | Minor editorial correction.  |
| Technical Support Assistance | Updated contact information. |

### Revision 1.1, March 2015

| Section | Change Summary  |
|---------|---|
| All     | Product name/trademark adjustment. Included MachXO3LF device. |

### Revision 1.0, April 2014

| Section | Change Summary  |
|---------|-----------------|
| All     | Initial release |

© 2014-2025 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at www.latticesemi.com/legal.

All other brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.



www.latticesemi.com