



LPC Bus Controller

Reference Design

FPGA-RD-02114-1.7

December 2019

Disclaimers

Lattice makes no warranty, representation, or guarantee regarding the accuracy of information contained in this document or the suitability of its products for any particular purpose. All information herein is provided AS IS and with all faults, and all risk associated with such information is entirely with Buyer. Buyer shall not rely on any data and performance specifications or parameters provided herein. Products sold by Lattice have been subject to limited testing and it is the Buyer's responsibility to independently determine the suitability of any products and to test and verify the same. No Lattice products should be used in conjunction with mission- or safety-critical or any other application in which the failure of Lattice's product could create a situation where personal injury, death, severe property or environmental damage may occur. The information provided in this document is proprietary to Lattice Semiconductor, and Lattice reserves the right to make any changes to the information in this document or to any products at any time without notice.

Contents

1. Introduction	4
2. Features and Limitations	4
3. Functional Description	5
3.1. LPC Host Module	5
3.2. LPC Peripheral Module	6
4. Timing Specifications	8
5. Implementation	9
References	11
Technical Support Assistance	12
Revision History	13

Figures

Figure 2.1. Reference Design Block Diagram	4
Figure 3.1. State Machine for the LPC Host Module	5
Figure 3.2. State Machine for the LPC Peripheral Module	7
Figure 4.1. LPC Host Write Cycle	8
Figure 4.2. LPC Host Read Cycle	9

Tables

Table 3.1. LPC Host Signal Descriptions	6
Table 3.2. LPC Peripheral Signal Descriptions	8
Table 5.1. Performance and Resource Utilization	9

1. Introduction

The Low Pin Count (LPC) interface is a low bandwidth bus with up to 33 MHz performance. It is used to connect peripherals around the CPU and to replace the Industry Standard Architecture (ISA) bus which can only run up to 8 MHz. The primary benefit is that signals can be transmitted across a minimum of seven traces for an LPC bus versus 52 traces for an ISA bus. This relieves the pressure of routing on the often-congested motherboard and at the same time improves the overall system integrity.

The Lattice LPC Bus Controller Reference Design implements a LPC host and a LPC peripheral that support the seven required LPC control signals. The design is implemented in Verilog as well as VHDL, and Lattice design tools are used for synthesis, place and route, and simulation. The design can be targeted to multiple Lattice device families, and its small size makes it portable across different FPGA/CPLD architectures.

This reference design is based on the Low Pin Count Interface Specification (version 1.1) that is available from the Intel website. It is assumed the reader is familiar with the LPC Specification prior to evaluating and implementing this reference design.

2. Features and Limitations

This reference design includes two projects, one for the LPC host and the other for the LPC peripheral. This implementation supports I/O read and write. It is not a fully spec-compliant implementation because the LPC host lacks DMA read and DMA write ability. Also, the state machines implemented for I/O read and write do not make full use of the available commands. For example, the read sync does not distinguish between short idle and long idle. There is also no timeout for sync.




Figure 2.1. Reference Design Block Diagram

3. Functional Description

3.1. LPC Host Module

The LPC host is the initiator of commands. Supported commands are I/O read and write. If the write flag is high, the LPC host transmits the contents of the data and address provided via the back-end interface across the LPC interface to the peripheral. The host then waits for the sync indicator from the peripheral to terminate the write. Read operations behave like the write cycle.




Figure 3.1. State Machine for the LPC Host Module

Table 3.1. LPC Host Signal Descriptions

Name	Direction	Description
LPC Interface		
LAD	Bi-directional	Multiplexed command, Address, and Data
LFRAME	Input	Active-low frame signal
LRESET	Input	Active-low reset signal
LCLK	Input	Clock
Back-end Interface		
Host_Address_In	Input	Address used for reads and writes
IO_Read_Status	Input	Active-high read request
IO_Write_Status	Input	Active-high write request
HOST_DATA_IN	Input	Data sent from host to peripheral
Current_Host_State	Output	Current host state
Host_Ready	Output	Active-high status that host is ready for next operation
HOST_DATA_OUT	Output	Data received from peripheral to host

3.2. LPC Peripheral Module

The LPC peripheral is primarily a passive recipient and reactor to commands initiated by the host. Supported commands are I/O read and write.




Figure 3.2. State Machine for the LPC Peripheral Module

Table 3.2. LPC Peripheral Signal Descriptions

Name	Direction	Description
LPC Interface		
LAD	Bi-directional	Multiplexed Command, Address and Data
LFRAME	Input	Active-low frame signal
LRESET	Input	Active-low reset signal
LCLK	Input	Clock
Back-end Interface		
Addr_Hit	Input	
Peri_Din	Input	Data sent when host requests a read
IO_Read_Status	Output	Active-high read status
IO_Write_Status	Output	Active-high write status
Current_Peri_State	Output	Current peripheral state
Lpc_En	Output	Active-high status signal indicating the peripheral is ready for next operation.
Lpc_Data_In	Output	Data received by peripheral for writing
Lpc_Data_Out	Output	Data sent to host when a read is requested

The CPU must provide external control, address and data inputs to the LPC host in order to perform a read or write operation to the peripheral. When the host requests a read operation, the peripheral must supply the data to be returned on the Peri_Data_In bus. When the host performs a write operation, the peripheral receives the data from the host on the Peri_Write_Out bus.

Testbench Description

The testbench for this design includes the following modules:

- LPC_Host
- LPC_Peripheral

An I/O write and then an I/O read are performed to demonstrate functionality of the design.

4. Timing Specifications

The following diagrams show the major milestones in the LPC Reference Design.

Figure 4.1. shows a CPU writing to a LPC peripheral device. The host is writing address 0xF0F0 with data 0x5A.


**Figure 4.1. LPC Host Write Cycle**

Figure 4.2. shows a CPU reading from a LPC peripheral device. The host is reading address 0xF0F0 and gets 0xA5. The testbench throws any write data away, and only provides a constant 0xA5 to the host for read cycles. It is the designer's responsibility to connect the back-end to a storage medium.




Figure 4.2. LPC Host Read Cycle

5. Implementation

This design is implemented in Verilog and VHDL. When using this design in a different device, density, speed, or grade, performance and utilization may vary. Default settings are used during the fitting of the design.

Table 5.1. Performance and Resource Utilization

Project	Device Family	Language	Speed Grade	Utilization	f _{MAX} (MHz)	I/Os	Architecture Resources
LPC Peripheral	MachXO2™ ¹	VHDL	-5	73 LUTs	>33	52	N/A
		Verilog	-5	73 LUTs	>33	52	N/A
	MachXO™ ²	VHDL	-3	73 LUTs	>33	52	N/A
		Verilog	-3	73 LUTs	>33	52	N/A
	LatticeECP3™ ³	VHDL	-7	97 LUTs	>33	52	N/A
		Verilog	-7	96 LUTs	>33	52	N/A
	LatticeXP2™ ⁴	VHDL	-5	95 LUTs	>33	52	N/A
		Verilog	-5	90 LUTs	>33	52	N/A
LPC Host	ispMACH® 4000ZE ⁵	VHDL	-5 (ns)	66 Macrocells	>33	52	N/A
		Verilog	-5 (ns)	66 Macrocells	>33	52	N/A
	MachXO2 ¹	VHDL	-5	92 LUTs	>33	50	N/A
		Verilog	-5	84 LUTs	>33	50	N/A
	MachXO ²	VHDL	-3	89 LUTs	>33	50	N/A
		Verilog	-3	84 LUTs	>33	50	N/A
	LatticeECP3™ ³	VHDL	-7	109 LUTs	>33	52	N/A
		Verilog	-7	107 LUTs	>33	52	N/A
	LatticeXP2 ⁴	VHDL	-5	119 LUTs	>33	50	N/A
		Verilog	-5	119 LUTs	>33	50	N/A
	ispMACH 4000ZE ⁵	VHDL	-5 (ns)	26 Macrocells	>33	50	N/A
		Verilog	-5 (ns)	26 Macrocells	>33	50	N/A

Notes:

1. Performance and utilization characteristics are generated using LCMXO2-1200HC-5MG132C with Lattice Diamond™ 1.2 design software.
2. Performance and utilization characteristics are generated using LCMXO256C-3T100C with Lattice Diamond 1.2 design software.
3. Performance and utilization characteristics are generated using LFE3-95EA-7FN1156C with Lattice Diamond 1.2 design software.
4. Performance and utilization characteristics are generated using LFXP2-5E-5M132C with Lattice Diamond 1.2 design software.
5. Performance and utilization characteristics are generated using LC4256ZE-5TN100C, with Lattice ispLEVER® Classic 1.4 software software.

References

- Low Pin Count Interface Specification, Intel Corporation

Technical Support Assistance

Submit a technical support case through www.latticesemi.com/techsupport.

Revision History

Revision 1.7, December 2019

Section	Change Summary
All	- Changed document number from RD1049 to FPGA-RD-02114. - Updated document template.
Disclaimers	Added this section.

Revision 1.6, April 2011

Section	Change Summary
Features and Limitations	Updated signal names in Reference Design Block Diagram, LPC Host Signal Descriptions table and LPC Peripheral Signal Descriptions table.
Implementation	Added support for LatticeECP3 device family and Lattice Diamond 1.2 design software.

Revision 1.5, November 2010

Section	Change Summary
Implementation	Added support for MachXO2 device family and Lattice Diamond design software.

Revision 1.4, April 2010

Section	Change Summary
All	Updated code and includes standardized VHDL syntax.

Revision 1.3, January 2010

Section	Change Summary
Implementation	Added support for LatticeXP2 device family.

Revision 1.2, October 2009

Section	Change Summary
Implementation	Added VHDL support.

Revision 1.1, July 2009

Section	Change Summary
Implementation	Added VHDL support.
All	Design separated into LPC host and LPC peripheral projects.

Revision 1.0, February 2009

Section	Change Summary
All	Initial release.



www.latticesemi.com