

# ispLSI® 1032/883

In-System Programmable High Density PLD

#### **Features**

- HIGH-DENSITY PROGRAMMABLE LOGIC
- High Speed Global Interconnect
- 6000 PLD Gates
- 64 I/O Pins, Eight Dedicated Inputs
- 192 Registers
- Wide Input Gating for Fast Counters, State Machines, Address Decoders, etc.
- Small Logic Block Size for Fast Random Logic
- Security Cell Prevents Unauthorized Copying
- HIGH PERFORMANCE E<sup>2</sup>CMOS<sup>®</sup> TECHNOLOGY
- fmax = 60 MHz Maximum Operating Frequency
- tpd = 20 ns Propagation Delay
- TTL Compatible Inputs and Outputs
- Electrically Erasable and Reprogrammable
- Non-Volatile E<sup>2</sup>CMOS Technology
- 100% Tested
- IN-SYSTEM PROGRAMMABLE
  - In-System Programmable™ (ISP™) 5-Volt Only
- Increased Manufacturing Yields, Reduced Time-to-Market, and Improved Product Quality
- Reprogram Soldered Devices for Faster Prototyping
- COMBINES EASE OF USE AND THE FAST SYSTEM SPEED OF PLDs WITH THE DENSITY AND FLEX-IBILITY OF FIELD PROGRAMMABLE GATE ARRAYS
  - Complete Programmable Device Can Combine Glue Logic and Structured Designs
  - Four Dedicated Clock Input Pins
  - Synchronous and Asynchronous Clocks
  - Flexible Pin Placement
  - Optimized Global Routing Pool Provides Global Interconnectivity

#### **Functional Block Diagram**



### Description

The ispLSI 1032/883 is a High-Density Programmable Logic Device processed in full compliance to MIL-STD-883. This military grade device contains 192 Registers, 64 Universal I/O pins, eight Dedicated Input pins, four Dedicated Clock Input pins and a Global Routing Pool (GRP). The GRP provides complete interconnectivity between all of these elements. The ispLSI 1032/883 features 5-Volt in-system programming and in-system diagnostic capabilities. It is the first device which offers non-volatile reprogrammability of the logic, as well as the interconnect to provide truly reconfigurable systems.

The basic unit of logic on the ispLSI 1032/883 device is the Generic Logic Block (GLB). The GLBs are labeled A0, A1.. D7 (see figure 1). There are a total of 32 GLBs in the ispLSI 1032/883 device. Each GLB has 18 inputs, a programmable AND/OR/XOR array, and four outputs which can be configured to be either combinatorial or registered. Inputs to the GLB come from the GRP and dedicated inputs. All of the GLB outputs are brought back into the GRP so that they can be connected to the inputs of any other GLB on the device.

Copyright © 2002 Lattice Semiconductor Corp. All brand or product names are trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.


Tel. (503) 268-8000; 1-800-LATTICE; FAX (503) 268-8556; http://www.latticesemi.com 1032mil 02

LATTICE SEMICONDUCTOR CORP., 5555 Northeast Moore Ct., Hillsboro, Oregon 97124, U.S.A.



### **Functional Block Diagram**

Figure 1. ispLSI 1032/883 Functional Block Diagram



The device also has 64 I/O cells, each of which is directly connected to an I/O pin. Each I/O cell can be individually programmed to be a combinatorial input, registered input, latched input, output or bi-directional I/O pin with 3-state control. Additionally, all outputs are polarity selectable, active high or active low. The signal levels are TTL compatible voltages and the output drivers can source 4 mA or sink 8 mA.

Eight GLBs, 16 I/O cells, two dedicated inputs and one ORP are connected together to make a Megablock (see figure 1). The outputs of the eight GLBs are connected to a set of 16 universal I/O cells by the ORP. The I/O cells within the Megablock also share a common Output Enable (OE) signal. The ispLSI 1032/883 device contains four of these Megablocks.

The GRP has as its inputs the outputs from all of the GLBs and all of the inputs from the bi-directional I/O cells. All of these signals are made available to the inputs of the GLBs. Delays through the GRP have been equalized to minimize timing skew.

Clocks in the ispLSI 1032/883 device are selected using the Clock Distribution Network. Four dedicated clock pins (Y0, Y1, Y2 and Y3) are brought into the distribution network, and five clock outputs (CLK 0, CLK 1, CLK 2, IOCLK 0 and IOCLK 1) are provided to route clocks to the GLBs and I/O cells. The Clock Distribution Network can also be driven from a special clock GLB (C0 on the ispLSI 1032/883 device). The logic of this GLB allows the user to create an internal clock from a combination of internal signals within the device.



### Absolute Maximum Ratings 1

Supply Voltage  $V_{cc}$  ..... -0.5 to +7.0V

Input Voltage Applied .....-2.5 to V<sub>CC</sub> +1.0V

Off-State Output Voltage Applied ..... -2.5 to V<sub>CC</sub> +1.0V

Storage Temperature .....-65 to 150°C

Case Temp. with Power Applied .....-55 to 125°C

Max. Junction Temp. (T<sub>J</sub>) with Power Applied ... 150°C

1. Stresses above those listed under the "Absolute Maximum Ratings" may cause permanent damage to the device. Functional operation of the device at these or at any other conditions above those indicated in the operational sections of this specification is not implied (while programming, follow the programming specifications).

## DC Recommended Operating Conditions

SYMBOL	PARAMETER					MIN.		MAX.	UNITS
<b>V</b> CC	Supply Voltage	Military	//883	T <sub>C</sub> = -55° <b>∁</b> t	o +125°[]	4.5		5.5	
VIL	Input Low Voltage					0		0.8	V
VIH	Input High Voltage					2.0	,	<b>V</b> cc + 1	V

0005A mil.eps

## Capacitance (T<sub>A</sub>=25°C, f=1.0 MHz)

SYMBOL		PARAMETER		MAXIMUM <sup>1</sup>	UNITS	TEST CONDITIONS
C <sub>1</sub>		Dedicated Input Capacitance		10	pf	V <sub>CC</sub> =5.0V, V <sub>IN</sub> =2.0V
C <sub>2</sub>		I/O and Clock Capacitance		10	pf	V <sub>CC</sub> =5.0V, V <sub>I/O</sub> , V <sub>Y</sub> =2.0V

<sup>1.</sup> Characterized but not 100% tested.

Table 2- 0006mil

#### **Data Retention Specifications**

PARAMETER	MINIMUM	MAXIMUM	UNITS
Data Retention	20	_	Years
Erase/Reprogram Cycles	10000	_	Cycles

Table 2- 0008B



## **Switching Test Conditions**

Input Pulse Levels	GND to 3.0V
Input Rise and Fall Time	≤ 3ns 10% to 90%
Input Timing Reference Levels	1.5V
Output Timing Reference Levels	1.5V
Output Load	See figure 2


3-state levels are measured 0.5V from steady-state active level.

Table 2- 0003

#### **Output Load Conditions (see figure 2)**

Test	t Condition	R1	R2	CL
Α		470Ω	390Ω	35pF
В	Active High	∞	390Ω	35pF
	Active Low	470Ω	390Ω	35pF
С	Active High to Z at <b>V</b> <sub>OH</sub> - 0.5V	∞	390Ω	5pF
	Active Low to Z	470Ω	390Ω	5pF
	at <b>V</b> <sub>OL</sub> + 0.5V			

#### Figure 2. Test Load



Cuincludes Test Fixture and Probe Capacitance.

#### DC Electrical Characteristics

### **Over Recommended Operating Conditions**

SYMBOL	PARAMETER	CONDITION	MIN.	<b>TYP.</b> 3	MAX.	UNITS
Vol	Output Low Voltage	I <sub>OL</sub> =8 mA	-	_	0.4	V
VOH	Output High Voltage	I <sub>OH</sub> =-4 mA	2.4	_	_	V
<b>I</b> IL	Input or I/O Low Leakage Current	$0V \leq V_{IN} \leq V_{IL} (MAX.)$	_	_	-10	μΑ
IIH	Input or I/O High Leakage Current	3.5V ≤[V <sub>IN</sub> ≤[V <sub>CC</sub>	-	_	10	μΑ
IIL-isp	isp Input Low Leakage Current	$0V \leq V_{IN} \leq V_{IL} (MAX.)$	_	_	-150	μΑ
IIL-PU	I/O Active Pull-Up Current	$0V \leq V_{IN} \leq V_{IL}$	_	_	-150	μΑ
los¹	Output Short Circuit Current	$V_{CC} = 5V, V_{OUT} = 0.5V$	_	_	-200	mA
ICC <sup>2,4</sup>	Operating Power Supply Current	$V_{IL} = 0.5V, \ V_{IH} = 3.0V$	_	135	220	mA
		$f_{TOGGLE} = 1 MHz$				

- 1. One output at a time for a maximum duration of one second. V<sub>out</sub> = 0.5V was selected to avoid test problems by tester ground degradation. Characterized but not 100% tested.
- 2. Measured using six 16-bit counters.
- Typical values are at V<sub>CC</sub> = 5V and T<sub>A</sub> = 25°C.
   Maximum I<sub>CC</sub> varies widely with specific device configuration and operating frequency. Refer to the Power Consumption section of this datasheet and Thermal Management section of the Lattice Semiconductor Data Book or CD-ROM to estimate maximum  $I_{cc}$ . 0007A-32 mil

## **External Timing Parameters**

#### **Over Recommended Operating Conditions**

PARAMETER	TEST 5	<b>#</b> <sup>2</sup>	DESCRIPTION <sup>1</sup>	-6	60	UNITS
	COND.			MIN.	MAX.	
<b>t</b> pd1	Α	1	Data Propagation Delay, 4PT bypass, ORP bypass	_	20	ns
<b>t</b> pd2	Α	2	Data Propagation Delay, Worst Case Path	-	25	ns
fmax (Int.)	Α	3	Clock Frequency with Internal Feedback <sup>3</sup>	60		MHz
<b>f</b> max (Ext.)	_	4	Clock Frequency with External Feedback (1/tsu2+tco1)	38	-	MHz
<b>f</b> max (Tog.)	-	5	Clock Frequency, Max Toggle <sup>4</sup>	83	-	MHz
<b>t</b> su1	_	6	GLB Reg. Setup Time before Clock, 4PT bypass	9	_	ns
tco1	Α	7	GLB Reg. Clock to Output Delay, ORP bypass	-	13	ns
<b>t</b> h1	_	8	GLB Reg. Hold Time after Clock, 4 PT bypass	0	-	ns
<b>t</b> su2	-	9	GLB Reg. Setup Time before Clock	13	_	ns
<b>t</b> co2	-	10	GLB Reg. Clock to Output Delay	_	16	ns
<b>t</b> h2	_	11	GLB Reg. Hold Time after Clock	0	_	ns
<b>t</b> r1	Α	12	Ext. Reset Pin to Output Delay	-	22.5	ns
<b>t</b> rw1	-	13	Ext. Reset Pulse Duration	13	-	ns
<b>t</b> en	В	14	Input to Output Enable	_	24	ns
<b>t</b> dis	С	15	Input to Output Disable	_	24	ns
<b>t</b> wh	_	16	Ext. Sync. Clock Pulse Duration, High	6	_	ns
twl	_	17	Ext. Sync. Clock Pulse Duration, Low	6	-	ns
<b>t</b> su5	-	18	I/O Reg. Setup Time before Ext. Sync. Clock (Y2, Y3)	2.5	-	ns
<b>t</b> h5	A	19	I/O Reg. Hold Time after Ext. Sync. Clock (Y2, Y3)	8.5	_	ns

1. Unless noted otherwise, all parameters use a GRP load of 4 GLBs, 20 PTXOR path, ORP and Y0 clock.

Table 2-0030-32/60C

- 2. Refer to Timing Model in this data sheet for further details.
- Standard 16-Bit counter using GRP feedback.
   fmax (Toggle) may be less than 1/(twh + twl). This is to allow for a clock duty cycle of other than 50%.
- 5. Reference Switching Test Conditions section.



## Internal Timing Parameters<sup>1</sup>

PARAMETER	<b>#</b> <sup>2</sup>	DESCRIPTION	-(	60	UNITS
IANAMETER	#	DESCRIPTION	MIN.	MAX.	
Inputs					
<b>t</b> iobp	20	I/O Register Bypass		2.7	ns
<b>t</b> iolat	21	I/O Latch Delay	4	4.0	ns
<b>t</b> iosu	22	I/O Register Setup Time before Clock	7.3		ns
<b>t</b> ioh	23	I/O Register Hold Time after Clock	1.3	_	ns
<b>t</b> ioco	24	I/O Register Clock to Out Delay		4.0	ns
<b>t</b> ior	25	I/O Register Reset to Out Delay	-	3.3	ns
<b>t</b> din	26	Dedicated Input Delay	_	5.3	ns
GRP					
<b>t</b> grp1	27	GRP Delay, 1 GLB Load	-	2.0	ns
<b>t</b> grp4	28	GRP Delay, 4 GLB Loads	_	2.7	ns
<b>t</b> grp8	29	GRP Delay, 8 GLB Loads	-	4.0	ns
<b>t</b> grp12	30	GRP Delay, 12 GLB Loads	7-	5.0	ns
<b>t</b> grp16	31	GRP Delay, 16 GLB Loads	_	6.0	ns
<b>t</b> grp32	32	GRP Delay, 32 GLB Loads	_	10.6	ns
GLB			_	*	_
<b>t</b> 4ptbp	33	4 Product Term Bypass Path Delay	-	8.6	ns
<b>t</b> 1ptxor	34	1 Product Term/XOR Path Delay	_	9.3	ns
<b>t</b> 20ptxor	35	20 Product Term/XOR Path Delay	_	10.6	ns
<b>t</b> xoradj	36	XOR Adjacent Path Delay <sup>3</sup>	_	12.7	ns
<b>t</b> gbp	37	GLB Register Bypass Delay	_	1.3	ns
<b>t</b> gsu	38	GLB Register Setup Time before Clock	1.3	_	ns
<b>t</b> gh	39	GLB Register Hold Time after Clock	6.0	_	ns
<b>t</b> gco	40	GLB Register Clock to Output Delay	_	2.7	ns
<b>t</b> gr	41	GLB Register Reset to Output Delay	_	3.3	ns
<b>t</b> ptre	42	GLB Product Term Reset to Register Delay	_	13.3	ns
<b>t</b> ptoe	43	GLB Product Term Output Enable to I/O Cell Delay	_	12.0	ns
<b>t</b> ptck	44	GLB Product Term Clock Delay	4.6	9.9	ns
ORP		•			
<b>t</b> orp	45	ORP Delay	_	3.3	ns
<b>t</b> orpbp	46	ORP Bypass Delay	_	0.7	ns

<sup>1.</sup> Internal Timing Parameters are not tested and are for reference only.

<sup>2.</sup> Refer to Timing Model in this data sheet for further details.

<sup>3.</sup> The XOR Adjacent path can only be used by Lattice Hard Macros.




## Internal Timing Parameters<sup>1</sup>

PARAMETER	<b>#</b> <sup>2</sup>	DESCRIPTION	-6	60	UNITS				
FANAMILILIX	#	DESCRIF HOR	MIN.	MAX.					
Outputs									
<b>t</b> ob	47	Output Buffer Delay	_	4.0	ns				
<b>t</b> oen	48	I/O Cell OE to Output Enabled		6.7	ns				
<b>t</b> odis	49	I/O Cell OE to Output Disabled	Y	6.7	ns				
Clocks	Clocks								
tgy0	50	Clock Delay, Y0 to Global GLB Clock Line (Ref. clock)	6.0	6.0	ns				
<b>t</b> gy1/2	51	Clock Delay, Y1 or Y2 to Global GLB Clock Line	4.6	7.3	ns				
<b>t</b> gcp	52	Clock Delay, Clock GLB to Global GLB Clock Line	1.3	6.6	ns				
tioy2/3	53	Clock Delay, Y2 or Y3 to I/O Cell Global Clock Line	4.6	7.3	ns				
tiocp	54	Clock Delay, Clock GLB to I/O Cell Global Clock Line	1.3	6.6	ns				
Global Re	Global Reset								
<b>t</b> gr	55	Global Reset to GLB and I/O Registers	<b>\</b> -	12.0	ns				

Internal Timing Parameters are not tested and are for reference only.
 Refer to Timing Model in this data sheet for further details.

## ispLSI 1032/883 Timing Model



#### Derivations of tsu, th and tco from the Product Term Clock<sup>1</sup>

```
tsu = Logic + Reg su - Clock (min)

= (tiobp + tgrp4 + t20ptxor) + (tgsu) - (tiobp + tgrp4 + tptck(min))

= (#20 + #28 + #35) + (#38) - (#20 + #28 + #44)

7.3 ns = (2.7 + 2.7 + 10.6) + (1.3) - (2.7 + 2.7 + 4.6)

th = Clock (max) + Reg h - Logic

= (tiobp + tgrp4 + tptck(max)) + (tgh) - (tiobp + tgrp4 + t20ptxor)

= (#20 + #28 + #44) + (#39) - (#20 + #28 + #35)

5.3 ns = (2.7 + 2.7 + 9.9) + (6.0) - (2.7 + 2.7 + 10.6)

tco = Clock (max) + Reg co + Output

= (tiobp + tgrp4 + tptck(max)) + (tgco) + (torp + tob)

= (#20 + #28 + #44) + (#40) + (#45 + #47)

25.3 ns = (2.7 + 2.7 + 9.9) + (2.7) + (3.3 + 4.0)
```

#### Derivations of tsu, th and tco from the Clock GLB1

```
tsu = Logic + Reg su - Clock (min)

= (\mathbf{t}iobp + \mathbf{t}grp4 + \mathbf{t}20ptxor) + (\mathbf{t}gsu) - (\mathbf{t}gy0(min) + \mathbf{t}gco + \mathbf{t}gcp(min))

= (\#20 + \#28 + \#35) + (\#38) - (\#50 + \#40 + \#52)

7.3 ns = (2.7 + 2.7 + 10.6) + (1.3) - (6.0 + 2.7 + 1.3)

th = Clock (max) + Reg h - Logic

= (\mathbf{t}gy0(max) + \mathbf{t}gco + \mathbf{t}gcp(max)) + (\mathbf{t}gh) - (\mathbf{t}iobp + \mathbf{t}grp4 + \mathbf{t}20ptxor)

= (\#50 + \#40 + \#52) + (\#39) - (\#20 + \#28 + \#35)

5.3 ns = (6.0 + 2.7 + 6.6) + (6.0) - (2.7 + 2.7 + 10.6)

tco = Clock (max) + Reg co + Output

= (\mathbf{t}gy0(max) + \mathbf{t}gco + \mathbf{t}gcp(max)) + (\mathbf{t}gco) + (\mathbf{t}orp + \mathbf{t}ob)

= (\#50 + \#40 + \#52) + (\#40) + (\#45 + \#47)

25.3 ns = (6.0 + 2.7 + 6.6) + (2.7) + (3.3 + 4.0)
```

1. Calculations are based upon timing specifications for the ispLSI 1032-60.

## Maximum GRP Delay vs GLB Loads




## **Power Consumption**

Power consumption in the ispLSI 1032/883 device depends on two primary factors: the speed at which the device is operating, and the number of Product Terms

used. Figure 3 shows the relationship between power and operating speed.

Figure 3. Typical Device Power Consumption vs fmax



ICC can be estimated for the ispLSI 1032 using the following equation:

ICC = 52 + (# of PTs \* 0.30) + (# of nets \* Max. freq \* 0.009) where: # of PTs = Number of Product Terms used in design # of nets = Number of Signals used in device Max. freq = Highest Clock Frequency to the device

The ICC estimate is based on typical conditions ( $V_{CC} = 5.0V$ , room temperature) and an assumption of 2 GLB loads on average exists. These values are for estimates only. Since the value of ICC is sensitive to operating conditions and the program in the device, the actual ICC should be verified.

0127A-32-80-isp



## **Pin Description**

Name	CPGA Pin Numbers	S Description
I/O 0 - I/O 3 I/O 4 - I/O 7 I/O 8 - I/O 11 I/O 12 - I/O 15 I/O 16 - I/O 19 I/O 20 - I/O 23 I/O 24 - I/O 27 I/O 28 - I/O 31 I/O 32 - I/O 35 I/O 36 - I/O 39 I/O 40 - I/O 43 I/O 44 - I/O 47 I/O 48 - I/O 51 I/O 52 - I/O 55 I/O 56 - I/O 59 I/O 60 - I/O 63	F1, H1, H2, J1, K1, J2, L1, K2, K3, L2, L3, K4, L4, J5, K5, L5, L7, K7, L6, L8, K8, L9, L10, K9, L11, K10, J10, K11 J11, H10, H11, F10 E9, D11, D10, C11 B11, C10, A11, B10 B9, A10, A9, B8, A8, B6, B7, A7, A5, B5, C5, A4, B4, A3, A2, B3, A1, B2, C2, B1, C1, D2, D1, E3	
IN 4 - IN 7	E10, C7, A6, E2	Dedicated input pins to the device.
ispEN  SDI/IN 01	G3 G2	Input – Dedicated in-system programming enable input pin. This pin is brought low to enable the programming mode. The MODE, SDI, SDO and SCLK options become active.  Input – This pin performs two functions. It is a dedicated input pin when ispEN is logic high. When ispEN is logic low, it functions as an input pin to load programming data into the device. SDI/IN 0 also is used as
MODE/IN 1 <sup>1</sup> SDO/IN 2 <sup>1</sup>	K6 J7	one of the two control pins for the isp state machine.  Input – This pin performs two functions. It is a dedicated input pin when ispEN is logic high. When ispEN is logic low, it functions as a pin to control the operation of the isp state machine.  Input/Output – This pin performs two functions. It is a dedicated input
SOLK/IN 31	G10	pin when ispEN is logic high. When ispEN is logic low, it functions as an output pin to read serial shift register data.  Input – This pin performs two functions. It is a dedicated input when ispEN is logic high. When ispEN is logic low, it functions as a clock pin for the Serial Shift Register.
RESET Y0	G1 E1	Active Low (0) Reset pin which resets all of the GLB and I/O registers in the device.  Dedicated Clock input. This clock input is connected to one of the clock inputs of all of the GLBs on the device.
Y1	E11	Dedicated Clock input. This clock input is brought into the clock distribution network, and can optionally be routed to any GLB on the device.
Y2	G9	Dedicated Clock input. This clock input is brought into the clock distribution network, and can optionally be routed to any GLB and/or any I/O cell on the device.
Y3 NC <sup>2</sup>	G11	Dedicated Clock input. This clock input is brought into the clock distribution network, and can optionally be routed to any I/O cell on the device.  No Connect
INC-	G3	No Collinect
GND VCC	C6, F3, F9, J6 F2, F11	Ground (GND) V <sub>cc</sub>

<sup>1.</sup> Pins have dual function capability.

2. NC pins are not to be connected to any active signals, Vcc or GND.

Table 2-0002-32/883

### Pin Configuration


#### ispLSI 1032/883/883 84-Pin CPGA Pinout Diagram



\*Pins have dual function capability.

0488A-32-isp/883

## Part Number Description



## Ordering Information

#### MILITARY/883

Family	<b>f</b> max (MHz)	<b>t</b> pd (ns)	Ordering Number	SMD Number	Package		
ispLSI	60	20	ispL <mark>SI</mark> 1032-60LG/88 <mark>3</mark>	5962-9308501MXC	84-Pin CPGA		

**Note:** Lattice Semiconductor recognizes the trend in military device procurement towards using SMD compliant devices, as such, ordering by this number is recommended.

Table 2- 0041A-32-ispmil