DDR2: Is a new read pulse required per Burst (4 clock cycles) or only when the read sequence has been interrupted by other commands for a DDR2 memory controller in continuous read?
You do not need to issue a new read pulse for continuous read since there is no postamble between the reads. If there is a postamble between read bursts, then a new read pulse is required.