<u>ispMACH™ 5000VG ISP™ CPLD</u> <u>Architecture Key Fact Sheet</u>



Summary:

Engineers continually strive to improve system performance, time-to-market, and integration. The ispMACH 5000VG family provides them with a new programmable solution to meet these challenges. This third generation SuperWIDE™ architecture increases system level integration through the provision of sysIO™ advanced I/O support, sysCLOCK™ PLLs, and SuperBIG™ logic capacities of up to 1024 macrocells. This system level integration capability is coupled with the traditional CPLD characteristics of high performance, ease-of-design, and instant availability of logic at power-up.

| syslO Capability | Features | Benefits |
|---|---|---|
| - LVCMOS (1.8, 2.5, 3.3), LVTTL - SSTL, HSTL, CTT - PCI, GTL+, AGP - LVDS, LVPECL (Clock inputs) - Programmable Drive Strength • sysCLOCK Phase Locked Loops (PLLs) - Two on-chip sysCLOCK PLLs - Multiply/Divide from 1-32 - Frequency range 5-180 MHz - Shift clock +/- 3.5ns in 500ps steps • SuperBIG Architecture - Initial devices up to 1024 macrocells - Up to 384 I/O High Performance • High Performance Silicon - 5ns pin-to-pin delay - 178MHz operating frequency (f _{MAX}) • SuperWIDE Logic Blocks - 68 inputs to logic blocks - Up to 160 product terms per output - Chip-to-chip interfaces - Chip-to-backplane drivers - Chip-to-backplane drivers - Chip-to-chip interfaces - Chip-to-chip interfaces - Chip-to-chip interfaces - Chip-to-chip interfaces - Chip-to-backplane drivers - Chip-to-backplane drives - Chip-to-backplane drivers - Chip-to-backplane drivers - Chip-to-backplane drivers - Chip-to-backplane drivers - Chip-to-chip interfaces - Chip-to-chip interfaces - Chip-to-chip interfaces - Chip-to-dackplane drives - Chip-to-dackplane drives - Chip-to-dekplane drives - Chip-to-dackplane drives - Chip-to-dekplane drives - Chip-to-dekplane drives - Chip-to-dackplane drives - Clock distribution - Elimination of series termination resistors - Musage multiple clock domains - Supports wide range of applications - Improve set-up and clock-to-out times - Reduced system Performance - Reduced system part co | System Level Integration | |
| High Performance Silicon 5ns pin-to-pin delay 178MHz operating frequency (f_{MAX}) SuperWIDE Logic Blocks 68 inputs to logic blocks Up to 160 product terms per output Raw Speed Performance Implement high-speed registered functions Increased System Speed Performance Up to 60% performance increase over traditional CPLDs Up to 25% performance increase over traditional CPLDs | LVCMOS (1.8, 2.5, 3.3), LVTTL SSTL, HSTL, CTT PCI, GTL+, AGP LVDS, LVPECL (Clock inputs) Programmable Drive Strength sysCLOCK Phase Locked Loops (PLLs) Two on-chip sysCLOCK PLLs Multiply/Divide from 1-32 Frequency range 5-180 MHz Shift clock +/- 3.5ns in 500ps steps SuperBIG Architecture Initial devices up to 1024 macrocells | Chip-to-chip interfaces Chip-to-memory interfaces Chip-to-backplane drivers Clock distribution Elimination of series termination resistors Improves High Speed System Performance Manage multiple clock domains Synthesize new clocks Supports wide range of applications Improve set-up and clock-to-out times Allows High Logic Capacity With CPLD Characteristics Reduced system part count |
| - 5ns pin-to-pin delay - 178MHz operating frequency (f_{MAX}) - Implement high-speed combinatorial functions - Implement high-speed registered functions - Implement high-speed registered functions - Implement high-speed registered functions - Implement high-speed combinatorial functions - Implement high-speed registered functions - Implement high-speed combinatorial functions - Implement high-speed registered functions - Up to 60% performance increase over traditional CPLDs - Up to 25% performance increase over traditional CPLDs | High Speed Performance | |
| CPLD Ease-Of-Use | 5ns pin-to-pin delay 178MHz operating frequency (f_{MAX}) SuperWIDE Logic Blocks 68 inputs to logic blocks | Implement high-speed combinatorial functions Implement high-speed registered functions Increased System Speed Performance Up to 60% performance increase over traditional CPLDs |
| | CPLD Ease-Of-Use | |
| | | |

Lattice Semiconductor Corporation, L (& design), Lattice (& design), in-system programmable, ispLEVER, SuperBIG, SuperWIDE, ispMACH, ispLSI, E²CMOS, ISP, sysCLOCK, sysIO and specific product designations are either registered trademarks or trademarks of Lattice Semiconductor Corporation or its subsidiaries in the United States and/or other countries. GENERAL NOTICE: Other product names used in this publication are for identification purposes only and may be trademarks of their respective holders

Improve System Test

Fast Debug, In-Field Changes, & Reduced Costs

Single Design Tool For All Lattice Logic Products

Matches A Variety Of HDL Coding Styles

IEEE 1532 In-System Programming (ISP)

IEEE 1149.1 Boundary Scan Test

ispLEVER™ Design Tool Support

Flexible Logic