Lattice Solutions

Everything you need to quickly and easily complete your design

Solution Type



Device Support






















Tags



































































































Providers






























  • Lattice Sentry Demo Board for MachXO3D

    Board

    Lattice Sentry Demo Board for MachXO3D

    A complete platform to help you develop and test a NIST 800-193-compliant PFR solution. Includes numerous features to enable debug, interface and expansion
    Lattice Sentry Demo Board for MachXO3D
  • Lattice Sentry Root of Trust Demo for MachXO3D

    Demo

    Lattice Sentry Root of Trust Demo for MachXO3D

    A complete bitstream/firmware package which helps you demonstrate and test a NIST 800-193-compliant PFR solution on the Lattice Sentry Demo Board for MachXO3D
    Lattice Sentry Root of Trust Demo for MachXO3D
  • Lattice Sentry Root of Trust Reference Design for MachXO3D

    Reference Design

    Lattice Sentry Root of Trust Reference Design for MachXO3D

    This design utilizes Lattice Sentry IP to help you develop and test a complete NIST 800-193-compliant PFR solution. You can modify to suit your specific needs.
    Lattice Sentry Root of Trust Reference Design for MachXO3D
  • Lattice Sentry ESB Mux IP Core for MachXO3D

    IP Core

    Lattice Sentry ESB Mux IP Core for MachXO3D

    Propel IP Module for Lattice Sentry: Enables access the MachXO3D embedded security block (ESB) simultaneously with internal crytographic operations
    Lattice Sentry ESB Mux IP Core for MachXO3D
  • Lattice Sentry I2C Monitor IP Core for MachXO3D

    IP Core

    Lattice Sentry I2C Monitor IP Core for MachXO3D

    Propel IP Module for Lattice Sentry: Monitors traffic on I2C bus to identify and block potentially illegal traffic.
    Lattice Sentry I2C Monitor IP Core for MachXO3D
  • Lattice Sentry PLD Interface IP Core for MachXO3D

    IP Core

    Lattice Sentry PLD Interface IP Core for MachXO3D

    Propel IP Module for Lattice Sentry: Used to customize your PFR design with your RTL, and control it with C code included in the Lattice Sentry Solution Stack
    Lattice Sentry PLD Interface IP Core for MachXO3D
  • Lattice Sentry QSPI Monitor IP Core for MachXO3D

    IP Core

    Lattice Sentry QSPI Monitor IP Core for MachXO3D

    Propel IP Module for Lattice Sentry: Monitors traffic on SPI/QSPI bus to identify and block potentially illegal traffic.
    Lattice Sentry QSPI Monitor IP Core for MachXO3D
  • Lattice Sentry QSPI Streamer IP Core for MachXO3D

    IP Core

    Lattice Sentry QSPI Streamer IP Core for MachXO3D

    Propel IP Module for Lattice Sentry: Provides fast SPI memory access for firmware authentication as part fo Platform Root of Trust operation
    Lattice Sentry QSPI Streamer IP Core for MachXO3D
  • RISC-V MC CPU IP Core

    IP Core

    RISC-V MC CPU IP Core

    Propel IP Module: 32-bit RISC-V processor core with optional Timer and PIC sub-modules, connects via AHB-Lite bus to other Propel IP modules and more.
    RISC-V MC CPU IP Core
  • Certus-NX Versa評価ボード

    Board

    Certus-NX Versa評価ボード

    Contains a rich set of high-performance interfaces for development with the Certus-NX FPGA, including PCIe, DDR3, Ethernet PHY, cameras, PMOD and more.
    Certus-NX Versa評価ボード
  • CrossLink-NX VIP センサ入力ボード

    Board

    CrossLink-NX VIP センサ入力ボード

    Intended for use with the Lattice Embedded Vision Development Kit. Includes 4 camera inputs and HyperRam for embedded video applications with CrossLink-NX
     
    VIP 
  • CrossLink-NX 評価ボード

    Board

    CrossLink-NX 評価ボード

    CrossLink-NX 評価ボードは 40K ロジックセルのCrossLink-NXを搭載: ほとんどの I/O に簡単にアクセス可能、FPGA の PCIe 5G SERDES: FPGA メザニンカード (FMC)、Raspberry Pi、MIPI CSI-2、D-PHY、拡張用汎用ヘッダ
    CrossLink-NX 評価ボード
  • Board

    ECP5評価ボード

    99米ドルで発売中のECP5評価ボードは85K LUTを備えたECP5-5G FPGAを搭載し、FPGA上のほとんどのI/OとSERDESに容易にアクセスでき、ユーザビリティを拡大するためArduino、Raspberry Piと汎用ヘッダーを内臓しています。
     
  • Human Face Identification

    Reference Design

    Human Face Identification

    Uses a Convolutional Neural Network in the ECP5 FPGA to detect a human face, and match to known registered faces. Can be adapted to work with any other object.
    Human Face Identification
  • 人感検出

    Reference Design

    人感検出

    Uses Lattice sensAI IP to continuously search for the presence of a human and reports results. Can be adapted to detect any other object.
    人感検出
  • Page 1 of 26
    First Previous
    1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20
    Next Last
    Like most websites, we use cookies and similar technologies to enhance your user experience. We also allow third parties to place cookies on our website. By continuing to use this website you consent to the use of cookies as described in our Cookie Policy.